




**0.97 inch
E-paper Display Series
GDEM0097Z61**



Dalian Good Display Co., Ltd.

Product Specifications



Customer	Standard
Description	0.97" E-PAPER DISPLAY
Model Name	GDEM0097Z61
Date	2023/07/06
Revision	1.0

	Design Engineering		
	Approval	Check	Design

No.18, Zhonghua West ST,Ganjingzi DST,Dalian,CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

CONTENTS

1. Over View.....	5
2. Features.....	5
3. Mechanical and Optical Specification	6
4.Mechanical Drawing of EPD Module.....	7
5. Input/output Pin Assignment.....	8
6. Electrical Characteristics.....	9
6.1 Absolute Maximum Rating.....	9
6.2 Panel DC Characteristics.....	10
6.3 Panel DC Characteristics(Driver IC Internal Regulators).....	11
6.4 Panel AC Characteristics.....	11
6.4.1 MCU Interface Selection.....	11
6.4.2 MCU Serial Interface (4-wire SPI).....	11
6.4.3 MCU Serial Interface (3-wire SPI).....	13
6.4.4 Interface Timing.....	14
7. Command Table.....	16
8. Block Diagram.....	24
9. Typical Application Circuit with SPI Interface.....	25
10. Typical Operating Sequence.....	26
10.1 LUT from OTP Operation Flow.....	26
10.2 LUT from OTP Operation Reference Program Code.....	27
11. Reliability Test.....	28
12.Quality Assurance.....	29
12.1 Environment.....	29
12.2 Illuminance.....	29
12.3 Inspect method.....	29
12.4 Display area.....	29
12.5 Ghosting test method.....	30

12.6 Inspection standard.....	31
12.6.1 Electric inspection standard.....	31
12.6.2 Appearance inspection standard.....	32
13. Packaging.....	34
14. Matched Development Kit.....	35
15. Handling, Safety, and Environment Requirements.....	36
16. Precautions.....	37

1. Over View

GDEM0097Z61 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black and red full display capabilities. The 0.97inch active area contains 88×184 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

- ◆ 88×184 pixels display
- ◆ High contrast High reflectance
- ◆ Ultra wide viewing angle Ultra low power consumption
- ◆ Pure reflective mode
- ◆ Bi-stable display
- ◆ Commercial temperature range
- ◆ Landscape portrait modes
- ◆ Hard-coat antiglare display surface
- ◆ Ultra Low current deep sleep mode
- ◆ On chip display RAM
- ◆ Waveform can stored in On-chip OTP or written by MCU
- ◆ Serial peripheral interface available
- ◆ On-chip oscillator
- ◆ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆ I²C signal master interface to read external temperature sensor
- ◆ Built-in temperature sensor

3. Mechanical and Optical Specification

Parameter	Specifications	Unit	Remark
Screen Size	0.97	Inch	
Display Resolution	88(H)×184(V)	Pixel	DPI:210
Active Area	10.65×22.26	mm	
Pixel Pitch	0.121×0.121	mm	
Pixel Configuration	Square		
Outline Dimension	14.15(H)×30 (V) ×1.0(D)	mm	
Weight	1.1±0.5	g	


Symbol	Parameter	Conditions	Min	Typ.	Max	Units	Notes
KS	Black State L* value		-	13	15		3-1
	Black State A* value		-	4	6		3-1
	Black Ghosting Δ E		-	2	-		3-1
	After 24hour colour changed		-	2	-		3-4
WS	White State L* value		62	65	-		3-1
	White State A* value		-	0	1		3-1
	White Ghosting Δ E		-	2	-		3-1
	After 24hour colour changed		-	2	-		3-4
RS	Red State L* value		27	28	32		3-1
	Red State A* value		36	40	45		3-1
	Red Ghosting Δ E		-	3	-		3-1
	After 24hour colour changed		-	2	-		3-4
T update	Image update time	at 23 °C	-	20	-	sec	
R	White Reflectivity	White	30	34	-	%	3-1
CR	Contrast Ratio	Indoor	15:1	20	-		3-1 3-2
GN	2Grey Level	-	-	-	-		

Notes: 3-1. Luminance meter: Eye-One Pro Spectrophotometer.

3-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

3-3. When the product is stored. The display screen should be kept white and face up.




3-4. After 24hour Colour Changed:



W: MaxΔE(W-W)<2, K: MaxΔE(B-B)<2, R: MaxΔEab(R-R)<2.

L: black and white luminance value, A: red luminance value, ΔE: color difference

4. Mechanical Drawing of EPD Module

Confirmation:														
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 33%;">DATE</th><th style="width: 33%;">REV.</th><th style="width: 33%;">MODIFICATION</th></tr> </thead> <tbody> <tr> <td>2021-07-15</td><td>A</td><td>FIRST ISSUE</td></tr> <tr> <td>2021-08-02</td><td>B</td><td>CHANGE THE WHITE LINE LOCATION AND WIDTH OF CONNECTION SURFACE</td></tr> </tbody> </table>	DATE	REV.	MODIFICATION	2021-07-15	A	FIRST ISSUE	2021-08-02	B	CHANGE THE WHITE LINE LOCATION AND WIDTH OF CONNECTION SURFACE			
DATE	REV.	MODIFICATION												
2021-07-15	A	FIRST ISSUE												
2021-08-02	B	CHANGE THE WHITE LINE LOCATION AND WIDTH OF CONNECTION SURFACE												
	 <p>FRONT VIEW</p>	 <p>SIDE VIEW</p>	 <p>BACK VIEW</p>											
NOTE 1 DISPLAY MODE 0.97" ARREY FOR EPD 2 DRIVER IC:SSD1680 3 RESOLUTION:184gateX88source 4 PIXEL SIZE:0.121mmX0.121mm	 <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%;">TOLERANCES UNMARKED ANGLES$\pm 5^\circ$.X=±0.4mm .XX=±0.20mm .XXX=±0.20mm</td><td style="width: 25%;">TITLE: EPD</td><td style="width: 25%;">PROJECT: GDEM0097Z61</td><td style="width: 25%;">REV.: B</td><td style="width: 25%;">DATE: 23.06.02</td><td style="width: 25%;">CUST. P/N:</td></tr> <tr> <td>D/WN.</td><td>CHK. XZ FAN</td><td>APPR. CC ZHENG</td><td>UNIT: mm</td><td>3RD ANGLE: </td><td>PAGE: 1/1</td></tr> </table>	TOLERANCES UNMARKED ANGLES $\pm 5^\circ$.X=±0.4mm .XX=±0.20mm .XXX=±0.20mm	TITLE: EPD	PROJECT: GDEM0097Z61	REV.: B	DATE: 23.06.02	CUST. P/N:	D/WN.	CHK. XZ FAN	APPR. CC ZHENG	UNIT: mm	3RD ANGLE: 	PAGE: 1/1	
TOLERANCES UNMARKED ANGLES $\pm 5^\circ$.X=±0.4mm .XX=±0.20mm .XXX=±0.20mm	TITLE: EPD	PROJECT: GDEM0097Z61	REV.: B	DATE: 23.06.02	CUST. P/N:									
D/WN.	CHK. XZ FAN	APPR. CC ZHENG	UNIT: mm	3RD ANGLE: 	PAGE: 1/1									

5. Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	GDR	O	N-Channel MOSFET Gate Drive Control	
2	RESE	I	Current Sense Input for the Control Loop	
3	VSHR	C	Positive Source driving voltage(Red)	
4	BUSY	O	Busy state output pin	Note 5-4
5	RES#	I	Reset signal input. Active Low.	Note 5-3
6	D/C#	I	Data /Command control pin	Note 5-2
7	CS#	I	Chip select input pin	Note 5-1
8	SCL	I	Serial Clock pin (SPI)	
9	SDA	I/O	Serial Data pin (SPI)	
10	VCI	P	Power Supply for the chip	
11	VSS	P	Ground	
12	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
13	VPP	P	FOR TEST	Keep Open
14	VSH1	C	Positive Source driving voltage	
15	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
16	VSL	C	Negative Source driving voltage	
17	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
18	VCOM	C	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip

should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor.

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +6.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	°C.
Storage Temp range	TSTG	-25 to+40	°C.
Optimal Storage Temp	TSTGo	23±3	°C.
Optimal Storage Humidity	HSTGo	55±10	%RH

Note:

1. Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.
2. We guarantee the single pixel display quality for 0-35°C, but we only guarantee the barcode readable for 35-40°C.
3. The storage time is within 10 days for -25°C ~ 0°C or 40°C ~ 60°C.


The display screen should be kept white and face up.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
Single ground	Vss	-		-	0	-	V
Logic supply voltage	Vci	-	VCI	2.2	3.0	3.7	V
Core logic voltage	Vdd		VDD	1.7	1.8	1.9	V
High level input voltage	ViH	-	-	0.8 Vci	-	-	V
Low level input voltage	ViL	-	-	-	-	0.2 Vci	V
High level output voltage	VOH	IOH = -100uA	-	0.9 Vci	-	-	V
Low level output voltage	VOI	IOL = 100uA	-	-	-	0.1 Vci	V
Typical power	Ptyp	Vci =3.0V	-	-	9.0	-	mW
Deep sleep mode	Pstpy	Vci =3.0V	-	-	0.003	-	mW
Typical operating current	Iopr_Vci	Vci =3.0V	-	-	3.0	-	mA
Full update time	-	23 °C	-	-	20	-	sec
Partial update time	-	23 °C	-	-	0.26	-	sec
Typical peak current	Iopr_Vci	2.2~3.7V			30	40	mA
Sleep mode current	Islp_Vci	DC/DC off No clock No input load Ram data retain	-	-	20	-	uA
Deep sleep mode current	Idslp_Vci	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 3 scale pattern to vertical 3 scale pattern.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.
4. Electrical measurement: Tektronix oscilloscope - MDO3024, Tektronix current probe-TCP0030A.

6.3 Panel DC Characteristics(Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	TBD	-	V
Positive Source output voltage	V _{SH}	-	S ₀ ~S ₈₇	+14.5	+15	+15.5	V
Negative Source output voltage	V _{SL}	-	S ₀ ~S ₈₇	-15.5	-15	-14.5	V
Positive gate output voltage	V _{gh}	-	G ₀ ~G ₁₈₃	+19	+20	+21	V
Negative gate output voltage	V _{gl}	-	G ₀ ~G ₁₈₃	-21	-20	-19	V

Notes: VGH, VGL, VSH, VSL drop voltage < 2V.

6.4 Panel AC Characteristics

6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface		Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.4.2 MCU Serial Interface (4-wire SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	↑
Write data	L	H	↑

Note: ↑ stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte . The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.


Figure 6-1: Write procedure in 4-wire SPI mode



In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.
2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
3. After SCL change to low for the last bit of register, D/C# need to drive to high.
4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

Figure 6-2: Read procedure in 4-wire SPI mode



6.4.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	↑
Write data	L	Tie	↑

Note: ↑ stands for rising edge of signal


Figure 6-3: Write procedure in 3-wire SPI mode



In the Read mode:


1. After driving CS# to low, MCU need to define the register to be read.
2. D/C=0 is shifted thru SDA with one rising edge of SCL
3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
4. D/C=1 is shifted thru SDA with one rising edge of SCL
5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

Figure 6-4: Read procedure in 3-wire SPI mode



6.4.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C.



Serial Interface Timing Characteristics

(VCI - VSS = 2.2V to 3.7V, TOPR = 23°C, CL=20pF)

Write mode

Symbol	Parameter	Min	Typ.	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Typ.	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

7. Command Table

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting Set A[8:0]=00B7h Set B[8:0]=00h
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		0	0	0	0	0	0	0	A8		
0	1		0	0	0	0	0	B2	B1	B0		
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage control	SetGate Driving voltage A[4:0]=17h[POR], VGH at 20V[POR] VGH setting from 10V to 20V
0	1		0	0	0	A4	A3	A2	A1	A0		
0	0	04	0	0	0	0	0	1	0	0	Source Driving voltage control	Set Source Driving voltage A[7:0]=41h[POR], VSH1 at 15V B[7:0]=A Ch[POR], VSH2 at 5.4V C[7:0]=32h[POR], VSL at -15V
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	B6	B5	B4	B3	B2	B1	B0		
0	1		C7	C6	C5	C4	C3	C2	C1	C0		
0	0	08	0	0	0	0	1	0	0	0	Initial Code Setting OTP Program	Program Initial Code Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation
0	0	09	0	0	0	0	1	0	0	1	Write Register for Initial Code Setting	Write Register for Initial Code Setting Selection A[7:0] ~ D[7:0]: Reserved Details refer to Application Notes of Initial Code Setting
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	B6	B5	B4	B3	B2	B1	B0		
0	1		C7	C6	C5	C4	C3	C2	C1	C0		
0	1		D7	D6	D5	D4	D3	D2	D1	D0		
0	0	0A	0	0	0	0	1	0	1	0	Read Register for Initial Code Setting	Read Register for Initial Code Setting
0	0	10	0	0	0	0	1	0	0	0	Deep Sleep mode	Deep Sleep mode Control: A[1:0] : Description 00 Normal Mode [POR] 01 Enter Deep Sleep Mode 1 11 Enter Deep Sleep Mode 2 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	1		0	0	0	0	0	0	0	A0		

0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction
0	1		0	0	0	0	0	A ₂	A ₁	A ₀		

0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start Control	Booster Enable with Phase 1, Phase 2 and Phase 3 for soft start current and duration setting. A[7:0] -> Soft start setting for Phase1 = 8Bh [POR] B[7:0] -> Soft start setting for Phase2 = 9Ch [POR] C[7:0] -> Soft start setting for Phase3 = 96h [POR] D[7:0] -> Duration setting = 0Fh [POR] Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]: Bit[6:4] Driving Strength Selection 000 1(Weakest) 001 2 010 3 011 4 100 5 101 6 110 7 111 8(Strongest) Bit[3:0] Min Off Time Setting of GDR [Time unit] 0000 ~ 0011 NA 0100 2.6 0101 3.2 0110 3.9 0111 4.6 1000 5.4 1001 6.3 1010 7.3 1011 8.4 1100 9.8 1101 11.5 1110 13.8 1111 16.5 D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 Bit[1:0] Duration of Phase [Approximation] 00 10ms 01 20ms 10 30ms 11 40ms
0	1		1	A6	A5	A4	A3	A2	A1	A0		
0	1		1	B6	B5	B4	B3	B2	B1	B0		
0	1		1	C6	C5	C4	C3	C2	C1	C0		
0	1		0	0	D5	D4	D3	D2	D1	D0		

0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control	Write to temperature register. A[11:0] = 7FFh [POR]
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Temperature Sensor Control (Write to temperature register)	
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control 1	RAM content option for Display Update A[7:0] = 00h [POR] B[7:0] = 00h [POR]
0	1		A7	A6	A5	A4	A3	A2	A1	A0		A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content B[7] Source Output Mode 0 Available Source from S0 to S175 1 Available Source from S8 to S167


0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]= FFh (POR) Operating sequence Parameter (in Hex) Enable clock signal 80 Disable clock signal 01 Enable clock signal Enable Analog C0 Disable Analog Disable clock signal 03 Enable clock signal Load LUT with DISPLAY Mode 1 Disable clock signal 91 Enable clock signal Load LUT with DISPLAY Mode 2 Disable clock signal 99 Enable clock signal Load temperature value Load LUT with DISPLAY Mode 1 Disable clock signal B1 Enable clock signal Load temperature value Load LUT with DISPLAY Mode 2 Disable clock signal B9 Enable clock signal Enable Analog Display with DISPLAY Mode 1 Disable Analog Disable OSC C7 Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable OSC CF Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 1 Disable Analog Disable OSC F7 Enable clock signal Enable Analog Load temperature value
0	1		A7	A6	A5	A4	A3	A2	A1	A0		

0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26)	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register OTP Register Read for Display Option	Write VCOM register from MCU interface A[7:0] = 00h [POR]
0	1		A7	A6	A5	A4	A3	A2	A1	A0		A[7:0]: VCOM OTP Selection (Command 0x37, Byte A)
0	0	2D	0	0	1	0	1	1	0	1		B[7:0]: VCOM Register (Command 0x2C)
1	1		A7	A6	A5	A4	A3	A2	A1	A0		C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F) [5 bytes]
1	1		B7	B6	B5	B4	B3	B2	B1	B0		H[7:0]~K[7:0]: Waveform Version (Command 0x37, Byte G to Byte J) [4 bytes]
1	1		C7	C6	C5	C4	C3	C2	C1	C0		
1	1		D7	D6	D5	D4	D3	D2	D1	D0		
1	1		E7	E6	E5	E4	E3	E2	E1	E0		
1	1		F7	F6	F5	F4	F3	F2	F1	F0		
1	1		G7	G6	G5	G4	G3	G2	G1	G0		
1	1		H7	H6	H5	H4	H3	H2	H1	H0		
1	1		I7	I6	I5	I4	I3	I2	I1	I0		
1	1		J7	J6	J5	J4	J3	J2	J1	J0		
1	1		K7	K6	K5	K4	K3	K2	K1	K0		


0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface [153 bytes], which contains the content of VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nXY] Refer to Session 6.7 WAVEFORM SETTING
0	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	1		B7	B6	B5	B4	B3	B2	B1	B0		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences

0	0	3C	0	0	1	1	1	1	0	0			Select border waveform for VBD A[7:0] = C0h [POR], set VBD as HIZ. A [7:6] :Select VBD option A[7:6] Select VBD as 00 GS Transition, Defined in A[2] and A[1:0] 01 Fix Level, Defined in A[5:4] 10 VCOM 11[POR] HiZ A [5:4] Fix Level Setting for VBD A[5:4] VBD level 00 VSS 01 VSH1 10 VSL 11 VSH2 A[2] GS Transition control A[2] GS Transition control 0 Follow LUT (Output VCOM @ RED) 1 Follow LUT A [1:0] GS Transition setting for VBD A[1:0] VBD Transition 00 LUT0 01 LUT1 10 LUT2 11 LUT3
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀			
0	0	44	0	1	0	0	0	1	0	0			
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀			
0	1		0	0	0	B ₄	B ₃	B ₂	B ₁	B ₀			
0	0	45	0	1	0	0	0	1	0	1			
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀			
0	1		0	0	0	0	0	0	0	A ₈			
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀			
0	1		0	0	0	0	0	0	0	B ₈			
0	0	4E	0	1	0	0	1	1	1	0			
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀			
0	0	4F	0	1	0	0	1	1	1	1			
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀			
0	1		0	0	0	0	0	0	0	A ₈			

8. Block Diagram




9. Typical Application Circuit with SPI Interface



10. Typical Operating Sequence

10.1 LUT from OTP Operation Flow



10.2 LUT from OTP Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT
POWER ON		
delay	10ms	
PIN CONFIG		
RESE#	low	Hardware reset
delay	200us	
RESE#	high	
delay	200us	
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
SET VOLTAGE AND LOAD LUT		
LOAD IMAGE AND UPDATE		
Command 0x24	2024bytes	Load image (88/8*184)(BW)
Command 0x26	2024bytes	Load image (88/8*184)(RED)
Command 0x20		
Read busy pin		Wait for busy low
Command 0x10	Data 0X01	Enter deep sleep mode
POWER OFF		

11. Reliability Test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 120 h Test in white pattern
2	High-Temperature Storage	T=60°C, RH=40%, 120h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 120h
4	Low-Temperature Operation	0°C, 120h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 120h
6	High Temperature, High Humidity Storage	T=50°C, RH=80%, 120h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+60 °C 30 min] : 50 cycles Test in white pattern
8	ESD Gun	Air+/-4KV; Contact+/-2KV Contact+/-2KV(HBM C:100pF; R:1.5k ohm) Contact+/-200V(MM C:200pF; R:0 ohm) (Naked EPD display, including IC and FPC area)
9	UV exposure Resistance	765W/m ² for 168hrs, 40°C Test in white pattern

- Note:
1. Stay white pattern for storage and non-operation test.
 2. Operation is black→white-red pattern, the interval is 150s.
 3. Put in 20°C--25°C for 1hour after test finished, The function ,appearance and display performance is OK.

12.Quality Assurance

12.1 Environment


Temperature: $23 \pm 3^\circ\text{C}$

Humidity: $55 \pm 10\%\text{RH}$


12.2 Illuminance

Brightness: 1200~1500LUX; distance: 20-30CM; Angle: Relate 45° surround.

12.3 Inspect method




12.4 Display area



12.5 Ghosting test method

Three-color ghosting is measured with following transition from full white to full white/full red/full black ,full red to full white/full red/full black, and full black to full white/full red/full black . The listed optical characteristics are only guaranteed under the controller & waveform provided by Good Display.



1)Measurement Instruments: X-rite i1Pro

2)Ghosting formula:



W ghosting: $\Delta E = \text{Max}(\Delta E_{ab}(W-W, R-W), \Delta E_{ab}(W-W, B-W), \Delta E_{ab}(B-W, R-W))$

K ghosting: $\Delta E = \text{Max}(\Delta E_{ab}(B-B, W-B), \Delta E_{ab}(B-B, R-B), \Delta E_{ab}(R-B, W-B))$



R ghosting: $\Delta E = \text{Max}(\Delta E_{ab}(R-R, W-R), \Delta E_{ab}(R-R, B-R), \Delta E_{ab}(B-R, W-R))$



12.6 Inspection standard

12.6.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	 $D \leq 0.25\text{mm}$, Allowed $0.25\text{mm} < D \leq 0.4\text{mm}$. $N \leq 4$ allowable $D > 0.4\text{mm}$ is not allowed	MI	Visual inspection	
3	Show B/W lines	 $L \leq 0.4\text{mm}, W \leq 0.1\text{mm}$ negligible $0.4\text{mm} < L \leq 1.0\text{mm}$ $0.1\text{mm} < W \leq 0.4\text{mm}$ $N \leq 4$ allowable $L > 1.0\text{mm}, W > 0.4\text{mm}$ is not allowed	MI	Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Segmented display	Selection segments are all displayed, and other segments are not displayed after the selection segment.	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow			

12.6.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 <p>$D \leq 0.25\text{mm}$ negligible $0.25\text{mm} < D \leq 0.4\text{mm}$ $N \leq 4$ allowable $D > 0.4\text{mm}$ is not allowed</p>	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual / Microscope	Zone A
3	Dirty	Allowed if can be removed			Zone B
4	Chips/Scratch/ Edge crown	 <p>$X \leq 3\text{mm}, Y \leq 0.5\text{mm}$ And without affecting the electrode is permissible $2\text{mm} \leq X$ or $2\text{mm} \leq Y$ Not Allow $W \leq 0.1\text{mm}, L \leq 5\text{mm}$, No harm to the electrodes and $N \leq 2$ allow</p>	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	 <p>Not Allow</p>	MA	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ Goldfingers oxidation/ scratch	 <p>Not Allow</p>	MA	Visual / Microscope	Zone B

8	B/W Line	 <p> $L \leq 1.0\text{mm}$, $W \leq 0.15\text{mm}$ negligible $1.0\text{mm} < L \leq 4.0\text{mm}$ $0.15\text{mm} < W \leq 0.5\text{mm}$ $N \leq 4$ allowable $L > 4.0\text{mm}$, $W > 0.5\text{mm}$ is not allowed </p>	MI	Visual / Ruler	Zone B
9	TFT edge bulge /TFT chromatic aberration	<p>TFT edge bulge: $X \leq 3\text{mm}$, $Y \leq 0.3\text{mm}$ Allowed TFT chromatic aberration :Allowed</p>	MI	Visual / Microscope	Zone A Zone B
10	Electrostatic point	<p>$D \leq 0.25\text{mm}$, allow $0.25\text{mm} < D \leq 0.4\text{mm}$, $n \leq 4$ allow $D > 0.4\text{mm}$ is not allowed $(n \leq 8$ items are allowed within 5 mm in diameter)</p>	MI	Visual / Microscope	Zone A
11	PCB damaged/ Poor welding/ Curl	<p>PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl $\leq 1\%$</p>			
12	Edge glue height/ Edge glue bubble	<p>Edge Adhesives $H \leq PS$ surface (Including protect film) Edge adhesives seep in $\leq 1/2$ Margin width Length excluding Edge adhesives bubble: bubble Width $\leq 1/2$ Margin width; Length $\leq 0.5\text{mm}$. $n \leq 5$</p>	MI	Visual / Ruler	Zone B
13	Protect film	<p>Surface scratch but not effect protect function, Allowed</p>		Visual Inspection	
14	Silicon glue	<p>Thickness $\leq PS$ surface(With protect film): Full cover the IC; Shape: The width on the FPC $\leq 0.5\text{mm}$ (Front) The width on the FPC $\leq 1.0\text{mm}$ (Back) smooth surface. No obvious raised.</p>	MI	Visual Inspection	
15	Warp degree (TFT substrate)	 <p>$t \leq 1.0\text{mm}$</p>	MI	Ruler	
16	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	

13.Packaging

EPD PACKING INSTRUCTION


DATE	
DESIGN	
CHECKED	
APPROVED	

P/N	Customer Code	Ref. P/N
GDEM0097Z61		

Type	PKG Method	Marking	Surface Marks	Pull Tape	
GLASS	Blister	BACK	None	YES	

Packing Materials List					78PCS/LAYER, 20LAYER/CTN, TOTAL 1560PCS/CTN.
List	Model	Materials	Q'ty	Unit	
Carton	7# 417*362*229 mm	corrugate	1	Piece	
Inner Carton	7#(INNER) 400*343 *95 mm	corrugate	2	Piece	
Blister		PET	22	Piece	
Thin foam	268.49*313.17*T1.5-1.8mm	EPE	20	Piece	
Antistatic vacuum bag	450*590*0.075		2	Piece	
Foam board		EPE	3	Piece	
PULL TAPE	16*5*T0.05		1560	Piece	

Detail:



14. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color(black, white, red and yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, FLASH chip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard.

Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc. More details, please click to the following links:

STM32 <https://www.good-display.com/product/219.html>

ESP32 <https://www.good-display.com/product/338.html>

ESP8266 <https://www.good-display.com/product/220.html>

Arduino UNO <https://www.good-display.com/product/222.html>

15. Handling, Safety and Environmental Requirements

WARNING

The display glass may break when it is dropped or bumped on a hard surface.
Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status

Product specification	The data sheet contains final product specifications.
-----------------------	---

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

Product Environmental certification

RoHS

16. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.