



INDIESEMIC

Datasheet

ISC-nRF52840-A

An advanced multiprotocol ultra-low power BLE
module

V0.3



Table of Contents

| | |
|--|----|
| 1. Abbreviations | 3 |
| 2. General Description..... | 4 |
| 3. Features | 5 |
| 4. Applications..... | 9 |
| 5. Application Block Diagram..... | 10 |
| 6. PCB Dimensions and Pin Indication | 11 |
| 7. PCB Footprint..... | 12 |
| 8. Pin Assignment | 13 |
| 9. Interfaces..... | 16 |
| Power Supply..... | 16 |
| System Function Interfaces..... | 16 |
| GPIOs..... | 16 |
| Two-wire Interface..... | 17 |
| Flash Program I/Os..... | 17 |
| Serial Peripheral Interface | 17 |
| UARTs..... | 18 |
| Analogue to Digital Converter | 19 |
| Low Power Comparator (LPCOMP)..... | 20 |
| Reset | 20 |
| NFC | 20 |
| 10. Electrical Characteristics..... | 21 |
| Absolute Maximum Ratings | 21 |
| Recommended Operating Ratings..... | 21 |
| Current Ratings | 21 |



1. Abbreviations

| Abbreviations | Description |
|---------------|---|
| BLE | Bluetooth Low Energy |
| TX | Transmission |
| RX | Reception |
| FPU | Floating Point Unit |
| RSSI | Received Signal Strength Indication |
| AES | Advanced Encryption Standard |
| ECB | Electronic Codebook Mode Encryption |
| CCM | Cipher Block Chaining-Message Authentication Code |
| PWM | Pulse Width Modulation |
| AAR | Accelerated Address Resolver |
| DMA | Direct Memory Access |
| CTS | Clear to Send |
| RTS | Request to Send |
| PLL | Phase Locked Loop |
| GPIO | General Purpose Input Output |
| QSPI | Quad Serial Peripheral Interface |
| SPI | Serial Peripheral Interface |
| ADC | Analogue to Digital Convertor |
| NFC | Near Field Communication |

Table: Acronym Description Table



2. General Description

The ISC-nRF52840-A is a powerful, highly flexible, ultra-low power Bluetooth Low Energy module using Nordic nRF52840 SoC solution developed by Indiesemic Ltd. With an ARM Cortex M4F MCU available 1MB Flash, 256KB RAM, embedded 2.4GHz multiprotocol transceiver and an integrated PCB trace antenna.

The module incorporates: GPIO, SPI, UART, I2C, I2S, PMD, PWM, ADC, NFC, and USB interfaces for connecting peripherals and sensors.



3. Features

| | |
|--|--|
| <p>Bluetooth® 5.4, IEEE 802.15.4, 2.4 GHz transceiver</p> | <ul style="list-style-type: none">• -95 dBm sensitivity in 1 Mbps Bluetooth® low energy mode• -103 dBm sensitivity in 125 kbps Bluetooth® low energy mode (long range)• +8 dBm TX power (down to -20 dBm in 4 dB steps)• RSSI (1 dB resolution)• 4.8 mA peak current in TX (0 dBm)• 4.8 mA peak current in TX (0 dBm)• Supported data rates:<ul style="list-style-type: none">▪ Bluetooth® 5.3 - 2 Mbps, 1 Mbps, 500 kbps, and 125 kbps▪ IEEE 802.15.4-2006 - 250 kbps▪ Proprietary 2.4 GHz - 2 Mbps, 1 Mbps |
|--|--|



| | |
|--|---|
| ARM® Cortex®-M4 32-bit processor with FPU, 64 MHz | <ul style="list-style-type: none">• 212 EEMBC CoreMark score running from flash memory• 52 $\mu\text{A}/\text{MHz}$ running CoreMark from flash memory• Watch point and trace debug modules (DWT, ETM, and ITM)• Serial wire debug (SWD) |
| Flexible power management | <ul style="list-style-type: none">• Supply voltage range 2.0V to 3.6V (3.0V Recommended)• On-chip LDO regulators with automated low current modes• Regulated supply for external components from 1.8V to 3.3V• Automated peripheral power management• Fast wake-up using 64 MHz internal oscillator• 0.4 μA at 3 V in System OFF mode, no RAM retention• 1.5 μA at 3 V in System ON mode, no RAM retention, wake on RTC |
| Memory | <ul style="list-style-type: none">• 1 MB flash and 256 kB RAM |
| HW accelerated security | <ul style="list-style-type: none">• ARM Trust Zone Cryptocell 310 security subsystem |



| | |
|----------------------------------|--|
| | <ul style="list-style-type: none">• 128-bit AES/ECB/CCM/AAR co-processor (on the fly packet encryption) |
| Advanced on-chip features | <ul style="list-style-type: none">• USB 2.0 full speed (12 Mbps) controller• QSPI 32 MHz interface• High-speed 32 MHz SPI• Type 2 near field communication (NFC-A) tag with wake-on field• Programmable peripheral interconnect (PPI)• 46 general purpose I/O pins• EasyDMA automated data transfer between memory and peripherals |
| Other features | <ul style="list-style-type: none">• 12-bit, 200ksps ADC – 8 configurable channels with programmable gain• 4 x Four channel pulse width modulator (PWM) units with EasyDMA• Audio peripherals: I2S, digital microphone interface (PDM)• 5 x 32-bit timers with counter mode |



| | |
|--|--|
| | <ul style="list-style-type: none">• Up to 4x SPI masters / 3x SPIslaves with EasyDMA• Up to 2xI2C compatible 2-wire masters/slaves• 2xUART (CTS/RTS) with EasyDMA• Quadrature decoder (QDEC)• 3x real-time counters(RTC) |
|--|--|



4. Applications

Due to varied support of protocols and stacks, the BLE module nRF52840 can support varied applications. A brief of the applications is as below:

| | |
|--|--|
| Internet of Things | <ul style="list-style-type: none">• Smart home products• Industrial mesh networks• Smart city infrastructure |
| Advanced wearable | <ul style="list-style-type: none">• Connected watches• Advanced personal fitness devices• Wearable's with wireless payment• Connected health• Virtual/Augmented reality applications |
| Interactive entertainment devices | <ul style="list-style-type: none">• Advanced remote controls• Gaming controller |
| Personal area networks | <ul style="list-style-type: none">• Health/Fitness sensor and monitor device• Medical device |



5. Application Block Diagram




Fig. 1: Block Diagram of Module



7. PCB Footprint





Fig. 3 : PCB Pin-out

Please contact ISC technical team for Altium / OrCAD Allegro SCH and PCB library symbol or email to sales@indiesemic.com or nikul.shah@indiesemic.com



8. Pin Description

| Pin No. | Name | I/O Type | Description |
|---------|--------------------|--------------|---------------------|
| 1 | GND | Power | Ground |
| 2 | P1.11 | Digital I/O | General-Purpose I/O |
| 3 | P1.10 | Digital I/O | General-Purpose I/O |
| 4 | P1.13 | Digital I/O | General-Purpose I/O |
| 5 | P1.15 | Digital I/O | General-Purpose I/O |
| 6 | P0.03/ AIN 1 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 7 | P0.02/ AIN 0 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 8 | P0.28/ AIN 4 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 9 | P0.29/ AIN 5 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 10 | P0.31/ AIN 7 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 11 | P0.30/ AIN 6 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 12 | P0.04/ AIN 2 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 13 | P0.05/ AIN 3 | Digital I/O | General-Purpose I/O |
| | | Analog Input | Analog Input |
| 14 | VDD_NRF | Power | Power Supply |
| 15 | P0.07/ TRACECLK | Digital I/O | General-Purpose I/O |
| | | Trace Clock | Trace Buffer Clock |



| | | | |
|----|----------------------|--------------|---|
| 16 | P1.09/ Trace Data | Digital I/O | General-Purpose I/O |
| | | Trace Data 3 | Trace Buffer TraceData [3] |
| 17 | P0.12/ Trace Data | Digital I/O | General-Purpose I/O |
| | | Trace Data 1 | Trace Buffer TraceData [1] |
| 18 | P0.23 | Digital I/O | General-Purpose I/O |
| 19 | P0.21 | Digital I/O | General-Purpose I/O |
| 20 | P0.19 | Digital I/O | General-Purpose I/O |
| 21 | P0.18/RESET | Digital I/O | General-Purpose I/O |
| | | RESET | Configurable as system RESET |
| 22 | VBUS | Power | USB Reference Voltage |
| 23 | D- | Digital I/O | USB D- |
| 24 | D+ | Digital I/O | USB D+ |
| 25 | GND | Power | GND |
| 26 | P0.22 | Digital I/O | General-Purpose I/O |
| 27 | P1.00/ TRACE DATA | Digital I/O | General-Purpose I/O |
| | | Trace Data | Trace Buffer TraceData [0] |
| 28 | P1.03 | Digital I/O | General-Purpose I/O |
| 29 | P1.01 | Digital I/O | General-Purpose I/O |
| 30 | P1.02 | Digital I/O | General-Purpose I/O |
| 31 | SWDCLK | Debug | Debug serial data |
| 32 | SWDIO | Debug | Serial wire debug clock input for debug and programming |
| 33 | P1.04 | Digital I/O | General-Purpose I/O |
| 34 | P1.06 | Digital I/O | General-Purpose I/O |
| 35 | P0.09/ NFC1 | Digital I/O | General-Purpose I/O |
| | | NFC Input | NFC Antenna Connection |



| | | | |
|----|---------------------|-------------|----------------------------|
| 36 | P0.10/ NFC2 | Digital I/O | General-Purpose I/O |
| | | NFC Input | NFC Antenna Connection |
| 37 | GND | Power | Ground |
| 38 | P1.14 | Digital I/O | General-Purpose I/O |
| 39 | P1.12 | Digital I/O | General-Purpose I/O |
| 40 | P0.25 | Digital I/O | General-Purpose I/O |
| 41 | P0.11/ TRACEDATA | Digital I/O | General-Purpose I/O |
| | | Trace Data | Trace Buffer TraceData [2] |
| 42 | P1.08 | Digital I/O | General-Purpose I/O |
| 43 | P0.27 | Digital I/O | General-Purpose I/O |
| 44 | P0.08 | Digital I/O | General-Purpose I/O |
| 45 | P0.06 | Digital I/O | General-Purpose I/O |
| 46 | P0.26 | Digital I/O | General-Purpose I/O |
| 47 | P1.07 | Digital I/O | General-Purpose I/O |
| 48 | P1.05 | Digital I/O | General-Purpose I/O |
| 49 | P0.24 | Digital I/O | General-Purpose I/O |
| 50 | P0.20 | Digital I/O | General-Purpose I/O |
| 51 | P0.17 | Digital I/O | General-Purpose I/O |
| 52 | P0.15 | Digital I/O | General-Purpose I/O |
| 53 | P0.14 | Digital I/O | General-Purpose I/O |
| 54 | P0.13 | Digital I/O | General-Purpose I/O |
| 55 | P0.16 | Digital I/O | General-Purpose I/O |



9. Interfaces

9.1 Power Supply

Regulated power for the ISC-nRF52840-A is required. The input voltage V_{cc} range should be 2.0V to 3.6V. Suitable decoupling must be provided by external decoupling circuitry (10 μ F and 0.1 μ F). It can reduce the noise from power supply and increase power stability.

9.2 System Function Interfaces

9.2.1. GPIOs

The general purpose I/O is organized as one port with up to 46 I/Os enabling access and control of up to 46 pins through one port. Each GPIO can be accessed individually with the following user configurable features:

- Input/output direction
- Output drive strength
- Internal pull-up and pull-down resistors
- Wake-up from high- or low-level triggers on all pins
- Trigger interrupt on all pins
- All pins can be used by the PPI task/event system; the maximum number of pins that can be interfaced through the PPI at the same time is limited by the number of GPIOTE channels



- All pins can be individually configured to carry serial interface or quadrature demodulator signals
- All pins can be configured as PWM
- There are 6 ADC/LPCOMP input in the 46 I/Os

9.2.2. Two Wire Interface

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. The interface is capable of clock stretching and supporting data rates of 100 kbps, 250kbps and 400 kbps.

9.2.3. Flash Program I/Os

The module has two programmer pins, respectively SWDCLK pin and SWDIO pin. The two pin Serial Wire Debug (SWD) interface provided as a part of the Debug Access Port (DAP) offers a flexible and powerful mechanism for non-intrusive debugging of program code. Breakpoints and single stepping are part of this support.

9.2.4. Serial Peripheral Interface

The SPI interfaces enable full duplex synchronous communication between devices. They support a three-wire (SCK, MISO, MOSI) bi-directional bus with fast data transfers. The SPI Master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus.



Control of chip select signals is left to the application through use of GPIO signals.

SPI Master has double buffered I/O data. The SPI Slave includes EasyDMA for data transfer directly to and from RAM allowing Slave data transfers to occur while the CPU is IDLE. The GPIOs are used for each SPI interface line and can be chosen from any GPIOs on the device and configured independently. This enables great flexibility in device pinout and efficient use of printed circuit board space and signal routing.

The SPI peripheral supports SPI mode 0, 1, 2, and 3. The module has 3 SPI ports and their properties are as below:

| Instance | Master / Slave |
|----------|----------------|
| SPI0 | Master |
| SPI1 | Master |
| SPIS1 | Slave |

9.2.5. UARTs

The Universal Asynchronous Receiver/Transmitter offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS), support in hardware up to 1 Mbps baud. Parity checking is supported. Support the following baud rate in bps unit:

1200/2400/4800/9600/14400/19200/28800/38400/57600/76800/115200.

Note: The GPIOs are used for each SPI/TWI/UART interface line and can be chosen from any GPIOs on the device and configured independently.



9.2.6. Analogue to Digital Converter

The 12-bit incremental Analogue to Digital Converter (ADC) enables sampling of up to 8 external signals through a front-end multiplexer. The ADC has configurable input and reference pre-scaling, and sample resolution (8, 10, and 12 bit).

Note: The ADC module uses the same analogue inputs as the LPCOMP module. Only one of the modules can be enabled at a time.

| Module PIN Number | nRF52840 PIN Number | Description |
|-------------------|---------------------|---|
| 7 | P0.02/AIN0 | General Purpose I/O SAADC/COMP/LPCOMP Input |
| 6 | P0.03/AIN1 | General Purpose I/O SAADC/COMP/LPCOMP Input |
| 12 | P0.04/AIN2 | General Purpose I/O SAADC/COMP/LPCOMP Input |
| 13 | P0.05/AIN3 | General Purpose I/O SAADC/COMP/LPCOMP Input |
| 8 | P0.28/AIN4 | General Purpose I/O SAADC/COMP/LPCOMP Input |
| 9 | P0.29/AIN5 | General Purpose I/O SAADC/COMP/LPCOMP Input |
| 11 | P0.30/AIN6 | General Purpose I/O SAADC/COMP/LPCOMP Input |
| 10 | P0.31/AIN7 | General Purpose I/O SAADC/COMP/LPCOMP Input |



9.2.7. Low Power Comparator (LPCOMP)

In System ON, the block can generate separate events on rising and falling edges of a signal or sample the current state of the pin as being above or below the threshold. The block can be configured to use any of the analogue inputs on the device. Additionally, the low power comparator can be used as an analogue wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

9.2.8. Reset

The reset pin of the module is in the internal pull-high state. When the reset pin of the module is input to a low level, the module will be automatically reset. After the reset pin is used, the parameters of the current setting will not be ANT.

9.2.9. NFC

The NFC peripheral (referred to as the 'NFC peripheral' from now on) supports communication signal interface type A and 106 kbps bit rate from the NFC Forum. With appropriate software, the NFC peripheral can be used to emulate the listening device NFC-A as specified by the NFC Forum.



10. Electrical Characteristics

10.1. Absolute Maximum Ratings

| Parameter | Condition | Min. | Typical | Max. | Unit |
|------------------------|-----------|------|---------|------|------|
| Storage Temperature | | -40 | | 125 | °C |
| ESD Protection | VESD | | | 2000 | V |
| Supply Voltage | VCC, VBus | -0.3 | | 3.9 | V |
| Voltage on Any I/O Pin | | -0.3 | | 3.63 | V |

Table : Maximum Ratings

10.2. Recommended Operating Ratings

| Parameter | Symbol | Min. | Typical | Max. | Unit |
|-----------------------|--------|--------|---------|--------|------|
| Operating Temperature | TA | -40 | 25 | 85 | °C |
| Power Supply | VCC | 1.7 | 3.3 | 3.6 | V |
| Input Low Voltage | VIL | 0 | | 0.3xVC | V |
| Input High Voltage | VIH | 0.7xVC | | VCC | V |

Table : Operating Condition



10.3. Current Ratings

| System State | TX Peak @ 4dBm | RX Peak | Sleep Mode (Average) | Idle Mode (Average) |
|------------------------|-------------------|------------|-------------------------|------------------------|
| Current (peak) @ 3V | 7.5mA | 5.4 mA | 4 uA | 4 uA |

Table: Current Ratings