

fail - safe function (Fail - Safe) points lew rate limited

RS-485 transceiver

Chip overview

The BL3085A is a low-power transceiver for RS-485 communication, with one driver and one receiver in each device. The chip contains a fail-safe circuit to ensure that the output of the receiver is in a logic high state when the input of the receiver is open or short-circuited. The BL3085A features a slew-rate-limited driver that reduces EMI and reduces reflections caused by improperly terminated cables, enabling error-free data transmission up to 250kbps. The BL3085A has a high receive input impedance, making it possible to support up to 256 transceivers on the bus. The transceiver end of BL3085A has +/-10kV anti-static capability.

Chip pin logic diagram and description



Figure 1: BL3085A pin logic diagram

Application field

• industrial control

• Electricity meter, water meter, gas meter

www.belling.com.cn



Lighting system

BL3085A



Chip pin description

pin	nam	function
	е	
1	RO	receiver output.
2	/RE	Receiver output enable. RO output is valid when /RE is low; when /RE is high, RO to a high-impedance state.
3	DE	Driver output enable. The driver output is valid when DE is high, and the output is high-impedance when DE is low.
4	DI	drive input.
5	GND	grounded.
6	А	receiver input and driver output.
7	В	receiver input and driver output.
8	V _{cc}	power input.

Send and Receive Truth Tables

发送							
	输入	输	出				
/RE	/RE DE DI B						
Х	1	1	0	1			
Х	1	0	1	0			
0	0	Х	High-Z	High-Z			
1	0	Shut	down				

斩	入	输出				
/RE	DE	A-B	RO			
0	Х	≥-0.04V	1			
0	Х	≤-0.2V	0			
0	Х	Open/shorted	1			
1	1	Х	High-Z			
1	0	Х	Shutdown			



Typical application circuit diagram



Figure 2. Typical application circuit diagram of BL3085A

absolute maximum

parameters	the symbol	size	unit
supply voltage	V _{cc}	+7	V
Control input voltage	/RE, DE	-0.3 to V _{CC} +0.3	V
Driver input voltage	DI	-0.3 to V _{CC} +0.3	V
Driver output voltage	А, В	-8~+13	V
Receiver input voltage	А, В	-8~+13	V
Receiver output voltage	RO	-0.3 to V _{CC} +0.3	V
range of working temperature		-40 \sim +85	°C



DC Electrical Characteristics

(V $_{CC}$ =+5V ±5 %, TA= - 40 $^\circ\!\!\mathrm{C}$ $^\sim$ + 85 $^\circ\!\!\mathrm{C}$, typical value at V $_{CC}$ =+5 V , TA = 25 $^\circ$ C (Note 1)

parameter	symbo I	Test Conditions		the smalles t	typic al	maxim um	unit
Working voltage	Vcc			4.5		5.5	V
range							
driver							
Differential Driver Output	V _{OD1}	Figure 3				5	V
Differential Driver Output	V _{OD2}	Figure 3, R=27 Ω		1.5			V
The magnitude of the differential output voltage varies ization (Note 2)	ΔV_{OD}	Figure 3, R=27Ω				0.2	V
Driver Common Mode Output Voltage	VOC _	Figure 3, R=27 Ω				3	V
Amplitude variation of common mode voltage (Note 2)	ΔV_{OC}	Figure 3, $R{=}27\Omega$				0.2	V
input high voltage	V IH1	DE,DI,/RE		2.0			V
input low voltage	V _{IL1}	DE,DI,/RE				0.8	V
DI input hysteresis	V _{HYS}				100		mV
Input Current Half Duplex	I _{IN4}	DE=GND VCC = _{GND} or 5.25V	V _{IN} =12V V _{IN} =-7V			125 -75	μA
		$-7V \leq V_{OUT} \leq V_{CC}$		-250			
Driver short circuit	I _{OSD}	$0V \leq VOUT \leq 12V$	_			250	mA
(Noto 2)		$0V \leq V_{OUT} \leq V_{CC}$		±25			
(Note 5)							
Receiver Differential Threshold Voltage	VTH _	-7V ≦ VCM ≦ 12V _		-200	-125	-40	mV
Receiver Input Skew	ΔVth				40		mV
Receiver output high voltage	V _{OH}	I _O =-4mA, V _{ID} =-50mV		V _{CC} -1.5			V
Receiver output low voltage	V _{OL}	I _O =4mA, V _{ID} =-200n	۱V			0.4	V
Receiver Tri-State Output Current	QUR -	$0.4V \leq VO \leq 2.4V$	_			±1	μA



BL3085A

Receiver input	R _{IN}	$-7V \leq VCM \leq 12V_{-}$		96			KΩ
impedance							
Receiver output	OSR	$0V \leq V_{RO} \leq V_{CC}$		±7		±95	mA
short circuit							
current							
supply current							
augusti august	1	No load ,/RE=DI=	DE=V cc		475	900	μA
supply current	CC	GND or VCC _	DE=GND		420	800	μA
Supply current in standby mode	I _{SHDN}	DE=GND, /RE=VCC or GND	, DI=V _{CC}		0.1	10	μA

Note 1 : All currents into the device are positive and all currents out of the device are

negative; all voltages are to ground unless otherwise specified. Note 2: When DI input changes

state, \bigtriangleup V op and \bigtriangleup V oc V op_ and V oc amount of change.

Note $\mathbf{3}$: Maximum current is used for peak current just before regenerative current limiting, minimum current is used during current limiting.



transmission characteristics

(V cc =+5V±5%, TA= -40 °C $^{\sim}$ +85 °C, the typical value is at V cc =+5V, TA = 25 °C)

para	symbol	condition	the	typi	maxi	unit
mete			sma	cal	mu	
r			llest		m	
Driver input to output	T _{DPLH}	Figures 5 and 7 , R $_{DIFF}$	250	720	2000	ne
	T _{DPHL}	=54Ω C _{L1} =C _{L2} =100pF	250	720	1000	115
Driver output T dplH - T dpHL	T _{DHKEW}	Figures 5 and 7 , R $_{DIFF}$ =54 Ω C $_{L1}$ =C $_{L2}$ =100pF		-3	±100	ns
Driver Rise or Fall Time	T _{DR} , T _{DF}	Figures 5 and 7 , R $_{DIFF}$ =54 Ω C $_{L1}$ =C $_{L2}$ =100pF	200	530	750	ns
Maximum data rate	F _{MAX}		250			kbps
Driver Enable to Output High	TZH _	Figures 6 and 8, $C_L=100pF$ S2 off			2500	ns
Driver Enable to Output Low	QZL	Figures 6 and 8, C _L =100pF S1 off			2500	ns
Low to drive inactive time	DLZ	Figures 6 and 8, C _L =15pF S1 off			100	ns
High to drive invalid time	T _{DHZ}	Figures 6 and 8, C _L =15pF S2 off			100	ns
receiver input to output	T _{RPLH} RPHL _	Figures 9 and 11, VID ≥2.0V VID ≦ 15ns The rise and fall times of		127	200	ns
Differential Receiver T _{DPLH} — T _{DPHL}	T _{RSKD}	Figures 9 and 11, VID ≥2.0V VID ≦ 15ns The rise and fall times of		3	±30	ns
Receiver Enable to Output Low	QUR_	picture 4 and 10 $C_L = 100 p$ F S 1 closure		20	50	ns
Receiver Enable to Output High	QUR _	picture 4 and 10 $C_L = 100 p$ F S 2 closure		20	50	ns
Receiver Low to Inactive Time	RLZ	picture 4 and 10 $C_L = 100 p$ F S 1 closure		20	50	ns
Receiver High to Inactive Time	T _R	picture 4 and 10 C_{L} = 1 0 0 p F S 2 closure		20	50	ns
Standby time	T _{SHDN}		50	200	600	ns



BL3085A

Driver Enable from Standby to Output High	T _{DZH(SHDN)}	Figures 6 and 8, C _L =15pF S2 off		4500	ns
Driven from standby to output low device enable	T _{DZL(SHDN)}	Figures 6 and 8, C _L =15pF S1 off		4500	ns
Receiver Enable from Standby to Output High	T _{RZH (SHDN)}	picture 4 and 10 $C_L = 100 p$ FS2 closure		3500	ns
Receiver Enable from Standby to Output Low	T _{RZL (SHDN)}	picture 4 and 10 C L = 100 p FS1 closure		3500	ns



Test circuit and switch characteristics





picture 3 : Driver DC Test Load



图 5: Driver Timing Test Circuit





图 6: Driver Enable/Disable Timing test Load



图 7: Driver Propagation Delays



图 8: Driver Enable and Disable Times





picture 9 : Receiver Propagation Delays



diagram 10: Receiver Enable and Disable Times



Figure 11: Receiver Propagation Delay Test Circuit



Package Information SOP8L

