

TLV906xS 10MHz, RRIO, CMOS Operational Amplifiers for Cost-Sensitive Systems

1 Features

- Rail-to-rail input and output
- Low input offset voltage: ±0.3mV
- Unity-gain bandwidth: 10MHz
- Low broadband noise: $10nV/\sqrt{Hz}$
- Low input bias current: 0.5pA
- Low quiescent current: 538µA
- Unity-gain stable •
- Internal RFI and EMI filter •
- Operational at supply voltages as low as 1.8V
- Easier to stabilize with higher capacitive load due to resistive open-loop output impedance
- Shutdown version: TLV906xS
- Extended temperature range: -40°C to 125°C

2 Applications

- E-bikes
- Smoke detectors
- HVAC: heating, ventilating, and air conditioning
- Motor control: AC induction
- Refrigerators •
- Wearable devices ٠
- Laptop computers •
- Washing machines
- Sensor signal conditioning
- Power modules
- Barcode scanners
- **Active Filters**
- Low-side current sensing

3 Description

The TLV9061 (single), TLV9062 (dual), and TLV9064 (quad) are single-, dual-, and quad- low-voltage, 1.8V to 5.5V) operational amplifiers, op amps) with rail-torail input and output swing capabilities.

These devices are highly cost-effective options for applications where low-voltage operation, a small footprint, and high capacitive load drive are required.

Although the capacitive load drive of the TLV906x is 100pF, the resistive open-loop output impedance makes stabilizing with higher capacitive loads simpler. These op amps are designed specifically for lowvoltage operation (1.8V to 5.5V), with performance specifications similar to the OPAx316 and TLVx316 devices.

The TLV906xS devices include a shutdown mode that allow the amplifiers to switch into standby mode with typical current consumption less than 1µA.

The TLV906xS family helps simplify system design, because the family is unity-gain stable, integrates the RFI and EMI rejection filter, and provides no phase reversal in overdrive condition.

Micro size packages, such as X2SON and X2QFN, are offered for all the channel variants (single, dual and guad), along with industry-standard packages, such as SOIC, MSOP, SOT-23, and TSSOP.

PART NUMBER ⁽³⁾	PACKAGE ⁽¹⁾	BODY SIZE (NOM) ⁽⁴⁾		
	DBV (SOT-23, 5)	2.90mm × 1.60 mm		
TLV9061	DCK (SC70, 5)	2.00mm × 1.25 mm		
	DRL (SOT-553, 5) ⁽²⁾	1.60mm × 1.20 mm		
	DPW (X2SON, 5)	0.80mm × 0.80mm		
TLV9061S	DBV (SOT-23, 6)	2.90mm × 1.60 mm		
	DRY (USON, 6)	1.45mm × 1.00 mm		
	D (SOIC, 8)	4.90mm × 3.90 mm		
	PW (TSSOP, 8)	3.00mm × 4.40 mm		
TLV9062	DGK (VSSOP, 8)	3.00mm × 3.00 mm		
	DDF (SOT-23, 8)	2.90mm × 1.60 mm		
	DSG (WSON, 8)	2.00mm × 2.00 mm		
	DGS (VSSOP, 10)	3.00mm × 3.00 mm		
TLV9062S	RUG (X2QFN, 10)	2.00mm × 1.50mm		
	YCK (DSBGA, 9)	1.00mm x 1.00mm		
	D (SOIC, 14)	8.65mm × 3.90 mm		
TLV9064	PW (TSSOP, 14)	5.00mm × 4.40 mm		
1 L V 3004	RTE (WQFN, 16)	3.00mm × 3.00mm		
	RUC (X2QFN, 14)	2.00mm × 2.00mm		
TLV9064S	RTE (WQFN, 16)	3.00mm × 3.00mm		

Device Information


(1) For all available packages, see Section 10.

(2) Package is preview only.

(3) See Device Comparison.

(4) The body size (length × width) is a nominal value and does not include pins.







200

Small-Signal Overshoot vs Load Capacitance

Capacitive Load (pF)

0





Single-Pole, Low-Pass Filter



Table of Contents

1 Features	1
2 Applications	
3 Description	1
4 Pin Configuration and Functions	
5 Specifications	9
5.1 Absolute Maximum Ratings	9
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	
5.4 Thermal Information: TLV9061	
5.5 Thermal Information: TLV9061S	. 10
5.6 Thermal Information: TLV9062	10
5.7 Thermal Information: TLV9062S	. 11
5.8 Thermal Information: TLV9064	.11
5.9 Thermal Information: TLV9064S	. 11
5.10 Electrical Characteristics	.12
5.11 Typical Characteristics	
6 Detailed Description	.20
6.1 Overview	.20


	6.2 Functional Block Diagram	.20
	6.3 Feature Description.	
	6.4 Device Functional Modes	
7	Application and Implementation	.23
	7.1 Application Information	. 23
	7.2 Typical Applications	. 23
	7.3 Power Supply Recommendations	.24
	7.4 Layout.	. 26
8	Device and Documentation Support	.28
	8.1 Documentation Support	. 28
	8.2 Receiving Notification of Documentation Updates	.28
	8.3 Support Resources	. 28
	8.4 Trademarks	.28
	8.5 Electrostatic Discharge Caution	.28
	8.6 Glossary	.28
9	Revision History	
1(0 Mechanical, Packaging, and Orderable	
	Information	. 31

Device Comparison Table

	NO. OF CHANNELS	PACKAGE LEADS														
DEVICE		SOIC D	USON DRY	SOT-23 DBV	SC-70 DCK	VSSOP DGK	VSSOP DGS	DSBGA YCK	X2SON DPW	SOT-55 3 DRL	WSON DSG	TSSOP PW	SOT-23 DDF	WQFN RTE	X2QFN RUC	X2QFN RUG
TLV9061	1	8	_	5	5	—	—	-	5	5	—	—	-	—	—	—
TLV9061S		—	6	6	—	—	—	-	—	—	—	—		—	—	-
TLV9062	2	8	_	—	—	8	10	-	—	—	8	8	8	—	—	—
TLV9062S	2	—	_	_	_	_	10	9	—	—	_	_		_	—	10
TLV9064	- 4	14	_	_	_	—	_	—	_	—	_	14	-	16	14	_
TLV9064S		—	_	—	_	_	_	-	_	_	_	_		16	_	—



4 Pin Configuration and Functions






Figure 4-1. TLV9061 DBV or DRL Package, 5-Pin SOT-23 or SOT-553 (Top View)

Figure 4-2. TLV9061 DCK Package, 5-Pin SC70 (Top View)





Figure 4-3. TLV9061 DPW Package, 5-Pin X2SON (Top View)

Table 4-1. Pin Functions: TLV9061

	PI	N				
NAME	SOT-23, SOT-553	SC70	X2SON TYPE ⁽¹⁾ DESCRIPTION		DESCRIPTION	
IN–	4	3	2	I	Inverting input	
IN+	3	1	4	I	Noninverting input	
OUT	1	4	1	0	Output	
V–	2	2	3	I or —	r — Negative (low) supply or ground (for single-supply operation)	
V+	5	5	5	I	Positive (high) supply	

(1) I = input, O = output








Figure 4-4. TLV9061S DBV Package, 6-Pin SOT-23 (Top View)



Table 4-2. Pin Functions: TLV9061S

	PIN			DESCRIPTION		
NAME	SOT-23	USON		DESCRIPTION		
IN–	4	3	I	Inverting input		
IN+	3	1	I	Noninverting input		
OUT	1	4	0	Output		
SHDN	5	5	I	Shutdown: low = amp disabled, high = amp enabled. See <i>Shutdown Function</i> section for more information.		
V-	2	2	l or —	Negative (low) supply or ground (for single-supply operation)		
V+	6	6	I	Positive (high) supply		

(1) I = input, O = output





Figure 4-6. TLV9062 D, DGK, PW, or DDF Package, 8-Pin SOIC, VSSOP, TSSOP, or SOT-23 (Top View)




A. Connect thermal pad to V-


Figure 4-7. TLV9062 DSG Package, 8-Pin WSON With Exposed Thermal Pad (Top View)

Table	4-3.	Pin	Functions:	TLV9062
Table	v.		i uncuona.	

PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME	NO.		DESCRIPTION			
IN1–	2	I	Inverting input, channel 1			
IN1+	3	I	Noninverting input, channel 1			
IN2–	6	I	Inverting input, channel 2			
IN2+	5	I	Noninverting input, channel 2			
OUT1	1	0	Output, channel 1			
OUT2	7	0	Output, channel 2			
V–	4	_	Negative (lowest) supply or ground (for single-supply operation)			
V+	8	—	Positive (highest) supply			

(1) I = input, O = output





EXAS

INSTRUMENTS

www.ti.com












Table 4-4. Pin Functions: TLV9062S


PIN					
NAME	VSSOP	X2QFN	DSBGA (WCSP)	I/O	DESCRIPTION
IN1–	2	9	B1	I	Inverting input, channel 1
IN1+	3	10	A1	I	Noninverting input, channel 1
IN2–	8	5	B3	I	Inverting input, channel 2
IN2+	7	4	A3	I	Noninverting input, channel 2
OUT1	1	8	C1	0	Output, channel 1
OUT2	9	6	C3	0	Output, channel 2
SHDN1	5	2	_	I	Shutdown: low = amp disabled, high = amp enabled, channel 1. See <i>Shutdown Function</i> for more information.
SHDN2	6	3	_	I	Shutdown: low = amp disabled, high = amp enabled, channel 1. See <i>Shutdown Function</i> for more information.
SHDN	_		B2		Shutdown: low = both amplifiers disabled, high = both amplifiers enabled
V–	4	1	A2	l or —	Negative (low) supply or ground (for single-supply operation)
V+	10	7	C2	I	Positive (high) supply







A. Connect thermal pad to V-









Figure 4-13. TLV9064 D or PW Package, 14-Pin SOIC or TSSOP (Top View)

PIN					
NAME	SOIC, TSSOP	WQFN	X2QFN	TYPE ⁽¹⁾	DESCRIPTION
IN1–	2	16	1	I	Inverting input, channel 1
IN1+	3	1	2	I	Noninverting input, channel 1
IN2–	6	4	5	I	Inverting input, channel 2
IN2+	5	3	4	I	Noninverting input, channel 2
IN3–	9	9	8	I	Inverting input, channel 3
IN3+	10	10	9	I	Noninverting input, channel 3
IN4–	13	13	12	I	Inverting input, channel 4
IN4+	12	12	11	I	Noninverting input, channel 4
NC	_	6, 7	_	_	No internal connection
OUT1	1	15	14	0	Output, channel 1
OUT2	7	5	6	0	Output, channel 2
OUT3	8	8	7	0	Output, channel 3
OUT4	14	14	13	0	Output, channel 4
V-	11	11	10	l or —	Negative (low) supply or ground (for single-supply operation)
V+	4	2	3	I	Positive (high) supply

Table 4-5. Pin Functions: TLV9064

(1) I = input, O = output





A. Connect thermal pad to V-

Figure 4-14. TLV9064S RTE Package, 16-Pin WQFN With Exposed Thermal Pad (Top View)

PIN			DESCRIPTION
NAME	NO.		DESCRIPTION
IN1–	16	I	Inverting input, channel 1
IN1+	1	I	Noninverting input, channel 1
IN2-	4	I	Inverting input, channel 2
IN2+	3	I	Noninverting input, channel 2
IN3–	9	I	Inverting input, channel 3
IN3+	10	I	Noninverting input, channel 3
IN4–	13	I	Inverting input, channel 4
IN4+	12	I	Noninverting input, channel 4
OUT1	15	0	Output, channel 1
OUT2	5	0	Output, channel 2
OUT3	8	0	Output, channel 3
OUT4	14	0	Output, channel 4
SHDN12	6	I	Shutdown: low = amp disabled, high = amp enabled. Channel 1. See <i>Shutdown Function</i> section for more information.
SHDN34	7	I	Shutdown: low = amp disabled, high = amp enabled. Channel 1. See <i>Shutdown Function</i> section for more information.
V–	11	l or —	Negative (low) supply or ground (for single-supply operation)
V+	2	I	Positive (high) supply

Table 4-6. Pin Functions: TLV9064S

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating ambient temperature (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
Supply voltage [(V+) – (V–)]			0	6	V
	Voltage ⁽²⁾	Common-mode	(V–) – 0.5	(V+) + 0.5	V
Signal input pins	voltage	Differential		(V+) – (V–) + 0.2	V
	Current ⁽²⁾	· ·	-10	10	mA
Output short-circuit	(3)		Continu	ous	mA
	Specified, T _A		-40	125	
Temperature	Junction, T_J			150	°C
	Storage, T _{stg}		-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Current limit input signals that can swing more than 0.5V beyond the supply rails to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.

5.2 ESD Ratings

			VALUE	UNIT
TLV906	61 PACKAGES			
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	v	
ALL OT	THER PACKAGES			
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
V _(ESD) Elect	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	v

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage (V _S = [V+] – [V–])	1.8	5.5	V
VI	Input voltage range	(V–) – 0.1	(V+) + 0.1	V
Vo	Output voltage range	V–	V+	V
V _{SHDN_IH}	High level input voltage at shutdown pin (amplifier enabled)	1.1	V+	V
V _{SHDN_IL}	Low level input voltage at shutdown pin (amplifier disabled)	V-	0.2	V
T _A	Specified temperature	-40	125	°C

5.4 Thermal Information: TLV9061

	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DPW (X2SON)	UNIT
		5 PINS	5 PINS	5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	221.7	263.3	467	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	144.7	75.5	211.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	49.7	51	332.2	°C/W
ΨJT	Junction-to-top characterization parameter	26.1	1	29.3	°C/W
Ψјв	Junction-to-board characterization parameter	49	50.3	330.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	125	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

5.5 Thermal Information: TLV9061S

		TI	TLV9061S		
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DRY (USON)	UNIT	
		6 PINS	6 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	216.5	TBD	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	155.1	TBD	°C/W	
R _{θJB}	Junction-to-board thermal resistance	96.2	TBD	°C/W	
ΨJT	Junction-to-top characterization parameter	80.3	TBD	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	95.9	TBD	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics.

5.6 Thermal Information: TLV9062

				TLV9062			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	DSG (WSON)	PW (TSSOP)	DDF (SOT-23)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta J A}$	Junction-to-ambient thermal resistance	157.6	201.2	94.4	205.1	184.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	104.6	85.7	116.5	93.7	112.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	99.7	122.9	61.3	135.7	99.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	55.6	21.2	13	25.0	18.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	99.2	121.4	61.7	134.0	99.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	34.4	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



5.7 Thermal Information: TLV9062S

		TLV9002S			
	THERMAL METRIC ⁽¹⁾	YCK (DSBGA)	RUG (X2QFN)	DGS (VSSOP)	UNIT
		9 PINS	10 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	129.8	197.2	170.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.9	93.3	84.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	37.5	123.8	113.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	3.7	16.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	37.1	120.2	112.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.8 Thermal Information: TLV9064

		TLV9064				
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	D (SOIC)	RTE (WQFN)	RUC (X2QFN)	UNIT
		14 PINS	14 PINS	16 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	135.8	106.9	65.1	205.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	64	64	67.9	72.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	79	63	40.4	150.2	°C/W
ΨJT	Junction-to-top characterization parameter	15.7	25.9	5.5	3.0	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	78.4	62.7	40.2	149.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	23.8	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

5.9 Thermal Information: TLV9064S

		TLV9064S	
	THERMAL METRIC ⁽¹⁾	RTE (WQFN)	UNIT
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	65.1	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	67.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	40.4	°C/W
ΨJT	Junction-to-top characterization parameter	5.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	40.2	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	23.8	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.



5.10 Electrical Characteristics

For V_S (Total Supply Voltage) = (V+) – (V–) = 1.8V to 5.5V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

dV _{OS} /dT Drif PSRR Pov Cha INPUT VOLTAGI V _{CM} Cor CMRR Cor INPUT BIAS CU I _B Inpu I _{OS} Inpu NOISE E _n Inpu e _n Inpu	but offset voltage ift wer-supply rejection ratio annel separation, DC SE RANGE mmon-mode voltage range mmon-mode rejection ratio URRENT put bias current but offset current but voltage noise (peak-to-	$\begin{split} & V_S = 5V \\ & V_S = 5V, \ T_A = -40^\circ C \ to \ 125^\circ C \\ & V_S = 5V, \ T_A = -40^\circ C \ to \ 125^\circ C \\ & V_S = 1.8V - 5.5V, \ V_{CM} = (V-) \\ & At \ DC \\ & \\ & V_S = 1.8V \ to \ 5.5V \\ & V_S = 5.5V, \ (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_A = -40^\circ C \ to \ 125^\circ C \\ & V_S = 5.5V, \ V_{CM} = -0.1V \ to \ 5.6V, \\ & T_A = -40^\circ C \ to \ 125^\circ C \\ & V_S = 1.8V, \ (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_A = -40^\circ C \ to \ 125^\circ C \\ & V_S = 1.8V, \ (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_A = -40^\circ C \ to \ 125^\circ C \\ & V_S = 1.8V, \ V_{CM} = -0.1V \ to \ 1.9V, \\ & T_A = -40^\circ C \ to \ 125^\circ C \\ & V_S = 5V, \ f = 0.1Hz \ to \ 10Hz \\ \end{split}$	(V-) - 0.1 80 57	±0.3 ±0.53 ±7 100 103 87 88 81 ±0.5 ±0.05 4.77	±1.6 ±2 ±80 (V+) + 0.1	mV µV/°C dB V dB dB pA pA
dV _{OS} /dT Drif PSRR Pov INPUT VOLTAGI V _{CM} V _{CM} Cor CMRR Cor INPUT BIAS CU I _B Input I _{OS} Input NOISE En en Input	ift wer-supply rejection ratio annel separation, DC ERANGE mmon-mode voltage range mmon-mode rejection ratio URRENT Dut bias current but offset current Dut voltage noise (peak-to-	$\begin{split} & V_{S} = 5V, \ T_{A} = -40^{\circ}\text{C} \ \text{to} \ 125^{\circ}\text{C} \\ & V_{S} = 5V, \ T_{A} = -40^{\circ}\text{C} \ \text{to} \ 125^{\circ}\text{C} \\ & V_{S} = 1.8V - 5.5V, \ V_{CM} = (V-) \\ & \text{At DC} \\ \hline & V_{S} = 1.8V \ \text{to} \ 5.5V \\ & V_{S} = 5.5V, \ (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_{A} = -40^{\circ}\text{C} \ \text{to} \ 125^{\circ}\text{C} \\ & V_{S} = 5.5V, \ V_{CM} = -0.1V \ \text{to} \ 5.6V, \\ & T_{A} = -40^{\circ}\text{C} \ \text{to} \ 125^{\circ}\text{C} \\ & V_{S} = 1.8V, \ (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_{A} = -40^{\circ}\text{C} \ \text{to} \ 125^{\circ}\text{C} \\ & V_{S} = 1.8V, \ (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_{A} = -40^{\circ}\text{C} \ \text{to} \ 125^{\circ}\text{C} \\ & V_{S} = 1.8V, \ V_{CM} = -0.1V \ \text{to} \ 1.9V, \\ & T_{A} = -40^{\circ}\text{C} \ \text{to} \ 125^{\circ}\text{C} \\ \hline & V_{S} = 5V, \ f = 0.1Hz \ \text{to} \ 10Hz \\ \hline \end{split}$	80	±0.53 ±7 100 103 87 88 81 ±0.5 ±0.05	±2 ±80	μV/°C μV/V dB V dB
dV _{OS} /dT Drif PSRR Pov INPUT VOLTAGI Cor V _{CM} Cor CMRR Cor INPUT BIAS CU I _B Input I _{OS} Input NOISE En en Input	ift wer-supply rejection ratio annel separation, DC ERANGE mmon-mode voltage range mmon-mode rejection ratio URRENT Dut bias current but offset current Dut voltage noise (peak-to-	$\begin{split} & V_S = 5V, \ T_A = -40^\circ C \ \text{to} \ 125^\circ C \\ & V_S = 1.8V - 5.5V, \ V_{CM} = (V-) \\ & \text{At DC} \\ \\ & V_S = 5.5V, \ V_{C} = 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_A = -40^\circ C \ \text{to} \ 125^\circ C \\ & V_S = 5.5V, \ V_{CM} = -0.1V \ \text{to} \ 5.6V, \\ & T_A = -40^\circ C \ \text{to} \ 125^\circ C \\ & V_S = 1.8V, \ (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ & T_A = -40^\circ C \ \text{to} \ 125^\circ C \\ & V_S = 1.8V, \ V_{CM} = -0.1V \ \text{to} \ 1.9V, \\ & T_A = -40^\circ C \ \text{to} \ 125^\circ C \\ & V_S = 1.8V, \ V_{CM} = -0.1V \ \text{to} \ 1.9V, \\ & T_A = -40^\circ C \ \text{to} \ 125^\circ C \\ \hline & V_S = 5V, \ f = 0.1Hz \ \text{to} \ 10Hz \end{split}$	80	±7 100 103 87 88 81 ±0.5 ±0.05	±80	μV/°C μV/V dB V dB
PSRR Pow Cha Cha INPUT VOLTAGI V _{CM} V _{CM} Cor CMRR Cor INPUT BIAS CU I _B Inpu I _{OS} Inpu NOISE En en Inpu	wer-supply rejection ratio annel separation, DC E RANGE mmon-mode voltage range mmon-mode rejection ratio URRENT put bias current but offset current but voltage noise (peak-to-	$V_{S} = 1.8V - 5.5V, V_{CM} = (V-)$ At DC $V_{S} = 1.8V \text{ to } 5.5V, V_{CM} = (V-)$ $V_{S} = 5.5V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 5.5V, V_{CM} = -0.1V \text{ to } 5.6V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 1.8V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 1.8V, V_{CM} = -0.1V \text{ to } 1.9V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 5V, f = 0.1\text{Hz to } 10\text{Hz}$	80	±7 100 103 87 88 81 ±0.5 ±0.05		μV/V dB V dB dB
Cha INPUT VOLTAGI V _{CM} Cor CMRR Cor INPUT BIAS CU Input BIAS Cu <td< td=""><td>Annel separation, DC SE RANGE Immon-mode voltage range Immon-mode rejection ratio JRRENT Dut bias current Dut offset current Dut voltage noise (peak-to-</td><td>At DC $V_{S} = 1.8V \text{ to } 5.5V$ $V_{S} = 5.5V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 5.5V, V_{CM} = -0.1V \text{ to } 5.6V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 1.8V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 1.8V, V_{CM} = -0.1V \text{ to } 1.9V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 5V, f = 0.1\text{Hz to } 10\text{Hz}$</td><td>80</td><td>100 103 87 88 81 ±0.5 ±0.05</td><td></td><td>dB</td></td<>	Annel separation, DC SE RANGE Immon-mode voltage range Immon-mode rejection ratio JRRENT Dut bias current Dut offset current Dut voltage noise (peak-to-	At DC $V_{S} = 1.8V \text{ to } 5.5V$ $V_{S} = 5.5V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 5.5V, V_{CM} = -0.1V \text{ to } 5.6V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 1.8V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 1.8V, V_{CM} = -0.1V \text{ to } 1.9V,$ $T_{A} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ $V_{S} = 5V, f = 0.1\text{Hz to } 10\text{Hz}$	80	100 103 87 88 81 ±0.5 ±0.05		dB
INPUT VOLTAGI V _{CM} Cor CMRR Cor INPUT BIAS CU Inpu I _B Inpu I _{OS} Inpu NOISE En En Inpu en Inpu	E RANGE Immon-mode voltage range Immon-mode rejection ratio IMRENT Dut bias current Dut offset current Dut voltage noise (peak-to-	$\begin{split} V_{S} &= 1.8V \text{ to } 5.5V \\ V_{S} &= 5.5V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ T_{A} &= -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \\ V_{S} &= 5.5V, V_{CM} = -0.1V \text{ to } 5.6V, \\ T_{A} &= -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \\ V_{S} &= 1.8V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V, \\ T_{A} &= -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \\ V_{S} &= 1.8V, V_{CM} = -0.1V \text{ to } 1.9V, \\ T_{A} &= -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \\ \end{split}$	80	103 87 88 81 ±0.5 ±0.05	(V+) + 0.1	V dB pA
V _{CM} Cor CMRR Cor INPUT BIAS CU Input I _B Input I _{OS} Input NOISE En En Input en Input	mmon-mode voltage range mmon-mode rejection ratio URRENT put bias current but offset current but voltage noise (peak-to-	$V_{S} = 5.5V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 5.5V, V_{CM} = -0.1V \text{ to } 5.6V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 1.8V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 1.8V, V_{CM} = -0.1V \text{ to } 1.9V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 5V, f = 0.1Hz \text{ to } 10Hz$	80	87 88 81 ±0.5 ±0.05	(V+) + 0.1	dB
CMRR Cor INPUT BIAS CU Ig Ig Inpu Ios Inpu NOISE En En Inpu en Inpu	URRENT Dut bias current Dut offset current Dut voltage noise (peak-to-	$V_{S} = 5.5V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 5.5V, V_{CM} = -0.1V \text{ to } 5.6V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 1.8V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 1.8V, V_{CM} = -0.1V \text{ to } 1.9V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 5V, f = 0.1Hz \text{ to } 10Hz$	80	87 88 81 ±0.5 ±0.05	(V+) + 0.1	dB
INPUT BIAS CU IB Input Ios Input NOISE En En Input en Input	JRRENT but bias current but offset current but voltage noise (peak-to-	$\begin{array}{l} T_{A}=-40^{\circ}C \mbox{ to } 125^{\circ}C \\ \hline V_{S}=5.5V, V_{CM}=-0.1V \mbox{ to } 5.6V, \\ T_{A}=-40^{\circ}C \mbox{ to } 125^{\circ}C \\ \hline V_{S}=1.8V, (V-)-0.1V < V_{CM} < (V+)-1.4V, \\ T_{A}=-40^{\circ}C \mbox{ to } 125^{\circ}C \\ \hline V_{S}=1.8V, V_{CM}=-0.1V \mbox{ to } 1.9V, \\ T_{A}=-40^{\circ}C \mbox{ to } 125^{\circ}C \\ \hline \end{array}$		87 88 81 ±0.5 ±0.05		pA
INPUT BIAS CU IB Input Ios Input NOISE En En Input en Input	JRRENT but bias current but offset current but voltage noise (peak-to-	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_S = 1.8V, (V-) - 0.1V < V_{CM} < (V+) - 1.4V,$ $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_S = 1.8V, V_{CM} = -0.1V \text{ to } 1.9V,$ $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_S = 5V, f = 0.1Hz \text{ to } 10Hz$	57	88 81 ±0.5 ±0.05		pA
INPUT BIAS CU IB Input IOS Input NOISE En En Input en Input	JRRENT but bias current but offset current but voltage noise (peak-to-	$T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 1.8V, V_{CM} = -0.1V \text{ to } 1.9V,$ $T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$ $V_{S} = 5V, f = 0.1Hz \text{ to } 10Hz$		81 ±0.5 ±0.05		рА
I _B Inpu I _{OS} Inpu NOISE E _n Inpu e _n Inpu e _n Inpu	out bias current out offset current out voltage noise (peak-to-	T _A = -40°C to 125°C V _S = 5V, f = 0.1Hz to 10Hz		±0.5 ±0.05		
Ios Inpu NOISE En En Inpu en Inpu	out bias current out offset current out voltage noise (peak-to-			±0.05		
Ios Inpu NOISE En En Inpu en Inpu	out offset current			±0.05		
NOISE E _n Inpu e _n Inpu	out voltage noise (peak-to-					pА
E _n Inpu pea				A 77		
e _n Inpu				1 77		
· · ·			1	4.//		μV_{PP}
	out voltage noise density	V _S = 5V, f = 10kHz		10		nV/√ Hz
	fut voltage holse density	V_{S} = 5V, f = 1kHz		16		110/11/2
I _n Inpเ	out current noise density	f = 1kHz		23		fA/√ Hz
INPUT CAPACIT	TANCE					
C _{ID} Diffe	ferential			2		pF
C _{IC} Cor	ommon-mode			4		pF
OPEN-LOOP GA	AIN					
				100		dB
A	en-loop voltage gain		104	130		
A _{OL} Ope	en-loop voltage gain			100		uВ
				130		
FREQUENCY R	RESPONSE	r				
GBP Gai	in bandwidth product	V _S = 5V, G = +1		10		MHz
	ase margin	$V_{S} = 5V, G = +1$		55		٥
SR Slev	ew rate	$V_{S} = 5V, G = +1$		6.5		V/µs
		To 0.1%, V _S = 5V, 2V step , G = +1, C _L = 100pF		0.5		
t _s Set	ttling time	To 0.01%, $V_S = 5V$, 2V step, G = +1, C _L = 100pF		1		μs
t _{OR} Ove	erload recovery time	V_{S} = 5V, V_{IN} × gain > V_{S}		0.2		μs
	tal harmonic distortion + ise ⁽¹⁾	V_{S} = 5.5V, V_{CM} = 2.5V, V_{O} = 1 V_{RMS} , G = +1, f = 1kHz		0.0008%		
OUTPUT					I	
V _O Volt	Itage output swing from supply	$V_{\rm S} = 5.5 V, R_{\rm L} = 10 k\Omega$			20	mV
	ort-circuit current	$V_{S} = 5.5V, R_{L} = 2k\Omega$ $V_{S} = 5V$		±50	60	mA

12 Submit Document Feedback



5.10 Electrical Characteristics (continued)

For V_S (Total Supply Voltage) = (V+) – (V–) = 1.8V to 5.5V at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Z _O	Open-loop output impedance	V _S = 5V, f = 10MHz	100		Ω
POWER SL	JPPLY				
	Ouissaat surrant nar amplifier	V _S = 5.5V, I _O = 0mA	538	750	
IQ	Quiescent current per amplifier	$V_{S} = 5.5V, I_{O} = 0mA, T_{A} = -40^{\circ}C \text{ to } 125^{\circ}C$		800	μA
SHUTDOW	N				
I _{QSD}	Quiescent current per amplifier	V_{S} = 1.8V to 5.5V, all amplifiers disabled, SHDN = Low	0.5	1.5	μA
Z _{SHDN}	Output impedance during shutdown	V _S = 1.8V to 5.5V, amplifier disabled	10 8		GΩ∥pF
V _{SHDN_THR_} HI	High level voltage shutdown threshold (amplifier enabled)	V _S = 1.8V to 5.5V	(V–) + 0.9V	(V–) + 1.1V	V
V _{SDHN_THR_} LO	Low level voltage shutdown threshold (amplifier disabled)	V _S = 1.8V to 5.5V	(V–) + 0.2V (V–) + 0.7V		V
t _{ON}	Amplifier enable time (shutdown) ⁽²⁾	V_{S} = 1.8V to 5.5V, full shutdown; G = 1, V_{OUT} = 0.9 × V_{S} / 2, R _L connected to V–	10		μs
t _{OFF}	Amplifier disable time ⁽²⁾	V_{S} = 1.8V to 5.5V, G = 1, V_{OUT} = 0.1 × V_{S} / 2, R_{L} connected to V–	0.6		μs
	SHDN pin input bias current (per	$V_{S} = 1.8V$ to 5.5V, $V_{+} \ge \overline{SHDN} \ge (V_{+}) - 0.8V$	130		54
	pin)	$V_{\rm S}$ = 1.8V to 5.5V, V- \leq $\overline{\rm SHDN} \leq$ V- + 0.8V	40		pА


(1) Third-order filter; bandwidth = 80kHz at -3dB.

(2) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.




5.11 Typical Characteristics


at $T_A = 25^{\circ}C$, $V_S = 5.5V$, $R_L = 10k\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$ (unless otherwise noted)





























6 Detailed Description

6.1 Overview

The TLV906x devices are a family of low-power, rail-to-rail input and output op amps. These devices operate from 1.8V to 5.5V, are unity-gain stable, and are designed for a wide range of general-purpose applications. The input common-mode voltage range includes both rails and allows the TLV906x series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. The high bandwidth enables this family to drive the sample-hold circuitry of analog-to-digital converters (ADCs).

6.2 Functional Block Diagram





TLV9061, TLV9062, TLV9064 SBOS839M – MARCH 2017 – REVISED DECEMBER 2024

6.3 Feature Description

6.3.1 Rail-to-Rail Input

The input common-mode voltage range of the TLV906x family extends 100mV beyond the supply rails for the full supply voltage range of 1.8V to 5.5V. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.4V to 200mV above the positive supply, whereas the P-channel pair is active for inputs from 200mV below the negative supply to approximately (V+) - 1.4V. There is a small transition region, typically (V+) - 1.2V to (V+) - 1V, in which both pairs are on. This 200-mV transition region can vary up to 200mV with process variation. Thus, the transition region (with both stages on) can range from (V+) - 1.4V to (V+) - 1.2V on the low end, and up to (V+) - 1V to (V+) - 0.8V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

6.3.2 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the TLV906x series delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of $10k\Omega$, the output swings to within 15mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

6.3.3 EMI Rejection

The TLV906x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV906x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10MHz to 6GHz. Figure 6-1 shows the results of this testing on the TLV906x. Table 6-1 lists the EMIRR IN+ values for the TLV906x at particular frequencies commonly encountered in real-world applications. See *EMI Rejection Ratio of Operational Amplifiers* application note for more information.




Figure 6-1. EMIRR Testing

FREQUENCY	APPLICATION or ALLOCATION	EMIRR IN+
400MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5dB
900MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6GHz), GSM, aeronautical mobile, UHF applications	68.9dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1GHz to 2GHz)	77.8dB
2.4GHz	802.11b, 802.11g, 802.11n, Bluetooth [®] , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2GHz to 4GHz)	78.0dB

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback 21



Table 6-1. TLV906x EMIRR IN+ For Frequencies of Interest (continued)	Table 6-1.	TLV906x	EMIRR IN	+ For Fred	uencies of	Interest	(continued)
--	------------	----------------	----------	------------	------------	----------	-------------

FREQUENCY	APPLICATION or ALLOCATION	EMIRR IN+
3.6GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8dB
5(-H7	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4GHz to 8GHz)	87.6dB

6.3.4 Overload Recovery

Overload recovery is defined as the time required for the operational amplifier output to recover from a saturated state to a linear state. The output devices of the operational amplifier enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. Therefore, the propagation delay (in case of an overload condition) is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV906x family is approximately 200ns.

6.3.5 Shutdown Function

The TLV906xS devices feature \overline{SHDN} pins that disable the op amp, placing the op amp into a low-power standby mode. In this mode, the op amp typically consumes less than 1µA. The \overline{SHDN} pins are active-low, meaning that shutdown mode is enabled when the input to the \overline{SHDN} pin is a valid logic low.

The SHDN pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 800mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V- and V- + 0.2V. A valid logic high is defined as a voltage between V- + 1.2V and V+. The shutdown pin must either be connected to a valid high or a low voltage or driven, and not left as an open circuit. There is **no** internal pull-up to enable the amplifier.

The SHDN pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled, and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The enable time is 10µs for full shutdown of all channels; disable time is 6µs. When disabled, the output assumes a high-impedance state. This architecture allows the TLV906xS to operate as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time (t_{OFF}) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10k Ω load to midsupply (V_S / 2) is required. If using the TLV906xS without a load, the resulting turnoff time is significantly increased.

6.4 Device Functional Modes

The TLV906x family are operational when the power-supply voltage is between 1.8V (\pm 0.9V) and 5.5V (\pm 2.75V). The TLV906xS devices feature a shutdown mode and are shut down when a valid logic low is applied to the shutdown pin.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TLV906x family features 10MHz bandwidth and 6.5V/µs slew rate with only 538µA of supply current per channel, providing good AC-performance at very low power consumption. DC applications are well served with a very low input noise voltage of $10nV/\sqrt{Hz}$ at 10kHz, low input bias current, and a typical input offset voltage of 0.3mV.

7.2 Typical Applications

7.2.1 Typical Low-Side Current Sense Application

Figure 7-1 shows the TLV906x configured in a low-side current-sensing application.




Figure 7-1. TLV906x in a Low-Side, Current-Sensing Application

7.2.2 Design Requirements

The design requirements for this design are:

- · Load current: 0A to 1A
- Output voltage: 4.95V
- Maximum shunt voltage: 100mV



7.2.3 Detailed Design Procedure

The transfer function of the circuit in Figure 7-1 is given in Equation 1.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times GAIN$$
⁽¹⁾

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0A to 1A. To keep the shunt voltage below 100mV at maximum load current, the largest shunt resistor is defined using Equation 2.

$$R_{SHUNT} = \frac{V_{SHUNT} MAX}{I_{LOAD} MAX} = \frac{100 \text{mV}}{1\text{A}} = 100 \text{m}\Omega$$
(2)

Using Equation 2, R_{SHUNT} equals 100m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV906x to produce an output voltage of approximately 0V to 4.95V. Equation 3 calculates the gain required for the TLV906x to produce the required output voltage.

$$Gain = \frac{(V_{OUT}MAX - V_{OUT}MIN)}{(V_{IN}MAX - V_{IN}MIN)}$$
(3)

Using Equation 3, the required gain equals 49.5V/V, which is set with the R_F and R_G resistors. Equation 4 sizes the R_F and R_G , resistors to set the gain of the TLV906x to 49.5V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$
(4)

Selecting R_F to equal 165k Ω and R_G to equal 3.4k Ω provides a combination that equals approximately 49.5V/V. Figure 7-2 shows the measured transfer function of the circuit shown in Figure 7-1. Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistor values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system, you must choose an impedance that is ideal for your system parameters.

7.2.4 Application Curve




Figure 7-2. Low-Side, Current-Sense, Transfer Function

7.3 Power Supply Recommendations

The TLV906x series is specified for operation from 1.8V to 5.5V ($\pm 0.9V$ to $\pm 2.75V$); many specifications apply from -40° C to 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.



CAUTION

Supply voltages larger than 6V can permanently damage the device; see the *Absolute Maximum Ratings* table.

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

7.3.1 Input and ESD Protection

The TLV906x series incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10mA, as shown in the *Absolute Maximum Ratings* table. Figure 7-3 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




Figure 7-3. Input Current Protection



7.4 Layout

7.4.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is adequate for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 7-5, keeping R_F and R_G close to the inverting input minimizes parasitic capacitance on the inverting input.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



7.4.2 Layout Example




Figure 7-4. Schematic Representation for the Layout Example




Figure 7-5. Layout Example



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Circuit Board Layout Techniques .
- Texas Instruments, EMI Rejection Ratio of Operational Amplifiers application note
- Texas Instruments, QFN/SON PCB Attachment application note
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application note
- Texas Instruments, Single-Ended Input to Differential Output Conversion Circuit design guide
- Texas Instruments, TLVx313 Low-Power, Rail-to-Rail In/Out, 500-µV Typical Offset, 1MHz Operational Amplifier for Cost-Sensitive Systems data sheet
- Texas Instruments, TLVx314 3MHz, Low-Power, Internal EMI Filter, RRIO, Operational Amplifier data sheet

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

Bluetooth[®] is a registered trademark of Bluetooth SIG, Inc.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision L (September 2024) to Revision M (December 2024)	Page
•	Changed TLV9061S DBV (SOT-23) pinout drawing to match the <i>Pin Functions</i> table	4

Changes from Revision K (July 2024) to Revision L (September 2024)

Page



Ch	anges from Revision J (September 2019) to Revision K (July 2024)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated the Device Information table	1
•	Added package preview note for TLV9062S (YCK, DSBGA) package in Device Information table	1
•	Added YCK packages to the Device Comparison table	3
•	Added TLV9062S YCK (DSBGA) pinout drawing to Pin Configuration and Functions section	4

CI	hanges from Revision I (May 2019) to Revision J (September 2019)	Page
•	Deleted TLV9062IDDFR (SOT-23, 8) package preview notations throughout data sheet	1
•	Added industry standard package names to Device Comparison Table	3
•	Added note to packages with thermal pads, specifying that the thermal pads need to be connected to V	′– 4
•	Added link to Shutdown Function section in SHDN pin function rows	4
•	Added EMI Rejection section to the Feature Description section	21
	Changed Shutdown Function section to add more clarification	

C	hanges from Revision H (April 2019) to Revision I (May 2019)	Page
•	Added DDF (SOT-23) thermal information to replace TBDs	10

C	hanges from Revision G (December 2018) to Revision H (April 2019)	Page
•	Added (SOT-23, 8) information to Device Information	1
•	Added DDF package column to Device Comparison Table	
•	Added DDF (SOT-23) package, to Pin Functions	
•	Added DDF (SOT-23) package to Thermal Information	
		-

Cł	hanges from Revision F (September 2018) to Revision G (December 2018)	Page
•	Changed TLV9064 RUC package name from: (WQFN, 14) to: (X2QFN, 14) in Device Information table.	1
•	Added RUC (X2QFN) package, pinout information to Pin Functions: TLV9064 table	4
•	Added TLV9064 RUC (X2QFN) pinout drawing to Pin Configuration and Functions section	4
•	Added RUC (X2QFN) to Thermal Information: TLV9064 table	<mark>11</mark>

С	hanges from Revision E (July 2018) to Revision F (September 2018)	Page
•	Deleted Shutdown part numbers from data sheet header	1
•	Deleted (X2QFN, 10) package from TLV9062 Device Information table	1
•	Added references to shutdown part numbers in Description section	1
•	Changed TLV906xS series to TLV906xS family throughout data sheet	1
•	Added Shutdown devices to Device Comparison Table	3
	Changed pin namings for all pinout drawings to reflect updated nomenclature	
	Added TLV9061S Thermal Information Table	
•	Added TLV9064S Thermal Information Table	
•	Deleted Partial Shutdown Amplifier Enable Time	
•	Added clarification on selecting resistors for a current sensing application in the Typical Applications	
	Section	
•	Changed wording of third bullet in Layout Guidelines	

Page

Changes from Revision D (June 2018) to Revision E (July 2018)

•	Added TLV9061S device to Device Information table	. 1
•	Added TLV9064S device to Device Information table	. 1
•	Added RUC and RUG packages to the Device Comparison table	3
•	Added TLV9061S DBV (SOT-23) pinout drawing to Pin Configuration and Functions section	. 4
•	Added TLV9061S DBV (SOT-23) package, pinout information to Pin Functions: TLV9061S table	4
•	Added TLV9062S RUG (VSSOP) package, pinout drawing to Pin Configuration and Functions section	.4
•	Added TLV9064 RTE pinout information to Pin Functions: TLV9064 table	.4
•	Added TLV9064S RTE (WQFN) pinout drawing to Pin Configuration and Functions section	.4
•	Added TLV9062S RUG (VSSOP) package, pinout information to Pin Functions: TLV9062S table	.4
•	Added TLV9064 RTE (WQFN) pinout drawing to Pin Configuration and Functions section	. 4

Cha	nges from Revision C (March 2018) to Revision D (June 2018)	Page
• •	Added shutdown suffix to "TLV906x" to document title	1
• A	Added "Shutdown Version" bullet to <i>Features</i> list	1
• A	Added TLV9062S device to Device Information table	1
	Added shutdown text to <i>Description (continued</i>) section	
	Added "(V _S = [V+] – [V–]) supply voltage parameter in <i>Absolute Maximum Ratings</i> table	
• A	Added "input voltage range" and "output voltage range" parameters and values to Recommended Ope	erating
	Conditions table	-
• A	Added shutdown pin recommended operating conditions in Recommended Operating Conditions table	9 <mark>9</mark>
• A	Added "T _A " symbol to "specified temperature" parameter to Recommended Operating Conditions table	e 9
• A	Added Thermal Information: TLV9062S thermal table data	11
	Added shutdown section to Electrical Characteristics: V_S (Total Supply Voltage) = (V+) – (V–) = 1.8V to	
	able	
• A	Added Shutdown Function section	22

Changes from Revision B (October 2017) to Revision C (March 2018)

Page

•	Changed device status from Production Data/Mixed Status to Production Data	. 1
•	Deleted package preview note from TLV9061 (DPW, X2SON) package in Device Information table	1
•	Deleted package, preview note from TLV9061 DPW (X2SON) package, pinout drawing	4
•	Changed formatting of ESD Ratings table to show different results for all packages	. 9
•	Deleted package preview note from DPW (X2SON) package in Thermal Information: TLV9061 table	10
•	Deleted package preview note from DPW (X2SON) package in Thermal Information: TLV9061 table	10

CI	hanges from Revision A (June 2017) to Revision B (October 2017)	Page
•	Added 8-pin PW package, to Pin Configuration and Functions section	4
•	Added DSG (WSON) package to Thermal Information table	10
•	Added PW (TSSOP) to TLV9062 Thermal Information table	10
	Changed maximum input offset voltage value from ±1.6mV to 2mV	
	Changed maximum input offset voltage value from ±1.5 to ±1.6mV	
•	Changed minimum common-mode rejection ratio input voltage range from 86dB to 80dB	12
•	Changed typical input current noise density value from 10 to 23fA/V Hz	12
•	Changed THD + N test conditions from $V_s = 5V$ to $V_s = 5.5V$	12
	Added V _{CM} = 2.5V test condition to THD + N parameter in <i>Electrical Characteristics</i> table	
•	Added maximum output voltage swing value from 25mV to 60mV	12
	Changed maximum output voltage swing value from 15mV to 20mV	



Changes from Revision * (March 2017) to Revision A (June 2017)							
•	Changed device status from Advance Information to Production Data	1					

10 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane. YCK0009-C01



PACKAGE OUTLINE

DSBGA - 0.33 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






YCK0009-C01

EXAMPLE BOARD LAYOUT

DSBGA - 0.33 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



2


YCK0009-C01



EXAMPLE STENCIL DESIGN

DSBGA - 0.33 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV9061IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	10AF	Samples
TLV9061IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1CA	Samples
TLV9061IDPWR	ACTIVE	X2SON	DPW	5	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	CG	Samples
TLV9061SIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	10EF	Samples
TLV9062IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	T062	Samples
TLV9062IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	T062	Samples
TLV9062IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TL9062	Samples
TLV9062IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T062	Samples
TLV9062IDSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T062	Samples
TLV9062IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	TL9062	Samples
TLV9062SIDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1TDX	Samples
TLV9062SIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	EOF	Samples
TLV9062SIYCKR	ACTIVE	DSBGA	YCK	9	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	EH	Samples
TLV9064IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV9064D	Samples
TLV9064IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	TLV9064	Samples
TLV9064IPWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 125	TLV9064	Samples
TLV9064IRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9064	Samples
TLV9064IRUCR	ACTIVE	QFN	RUC	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1DD	Samples



29-Dec-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TLV9064SIRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T9064S	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV9061, TLV9062, TLV9064 :

• Automotive : TLV9061-Q1, TLV9062-Q1, TLV9064-Q1



NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

www.ti.com

Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9061IDBVR	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9061IDCKR	SC70	DCK	5	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q3
TLV9061IDPWR	X2SON	DPW	5	3000	178.0	8.4	0.91	0.91	0.5	2.0	8.0	Q2
TLV9061SIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9062IDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9062IDGKR	VSSOP	DGK	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9062IDGKT	VSSOP	DGK	8	250	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9062IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9062IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9062IDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9062IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9062SIDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9062SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1
TLV9062SIYCKR	DSBGA	YCK	9	3000	180.0	8.4	1.1	1.1	0.4	2.0	8.0	Q1
TLV9064IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION



www.ti.com

28-Mar-2025

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9064IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9064IPWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9064IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLV9064IRUCR	QFN	RUC	14	3000	180.0	9.5	2.16	2.16	0.5	4.0	8.0	Q2
TLV9064SIRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

28-Mar-2025



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9061IDBVR	SOT-23	DBV	5	3000	208.0	191.0	35.0
TLV9061IDCKR	SC70	DCK	5	3000	210.0	185.0	35.0
TLV9061IDPWR	X2SON	DPW	5	3000	205.0	200.0	33.0
TLV9061SIDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9062IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9062IDGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
TLV9062IDGKT	VSSOP	DGK	8	250	356.0	356.0	35.0
TLV9062IDR	SOIC	D	8	2500	356.0	356.0	35.0
TLV9062IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9062IDSGT	WSON	DSG	8	250	210.0	185.0	35.0
TLV9062IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TLV9062SIDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TLV9062SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
TLV9062SIYCKR	DSBGA	YCK	9	3000	182.0	182.0	20.0
TLV9064IDR	SOIC	D	14	2500	356.0	356.0	35.0
TLV9064IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TLV9064IPWT	TSSOP	PW	14	250	353.0	353.0	32.0
TLV9064IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0



www.ti.com

28-Mar-2025

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TLV9064IRUCR	QFN	RUC	14	3000	205.0	200.0	30.0	
TLV9064SIRTER	WQFN	RTE	16	3000	367.0	367.0	35.0	

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



RTE 16

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RTE0016C



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RTE0016C

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RTE0016C

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGS0010A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



DGS0010A

EXAMPLE BOARD LAYOUT

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGS0010A

EXAMPLE STENCIL DESIGN

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW

X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4211218-3/D

DPW0005A



PACKAGE OUTLINE

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. The size and shape of this feature may vary.



DPW0005A

EXAMPLE BOARD LAYOUT

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



DPW0005A

EXAMPLE STENCIL DESIGN

X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DCK0005A



PACKAGE OUTLINE

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



DCK0005A

EXAMPLE BOARD LAYOUT

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DCK0005A

EXAMPLE STENCIL DESIGN

SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



DDF0008A



PACKAGE OUTLINE

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



DDF0008A

EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DDF0008A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



^{7.} Board assembly site may have different recommendations for stencil design.


MECHANICAL DATA



B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.
D. This package complies to JEDEC MO-288 variation X2EFD.



RUG (R-PQFP-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.




YCK0009



PACKAGE OUTLINE

DSBGA - 0.33 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




YCK0009

EXAMPLE BOARD LAYOUT

DSBGA - 0.33 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).




YCK0009

EXAMPLE STENCIL DESIGN

DSBGA - 0.33 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DSG 8

2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

RUC 14


2 x 2, 0.4 mm pitch

GENERIC PACKAGE VIEW

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RUC0014A

PACKAGE OUTLINE

X2QFN - 0.4 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




RUC0014A

EXAMPLE BOARD LAYOUT

X2QFN - 0.4 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RUC0014A

EXAMPLE STENCIL DESIGN

X2QFN - 0.4 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated