

# *Click [here](https://www.maximintegrated.com/en/storefront/storefront.html) to ask an associate for production status of specific part numbers.*

# **DS28E18 1-Wire® to I2C/SPI Bridge with Command Sequencer**

# **General Description**

The DS28E18 is a simple communications bridge that resides at a remote SPI or  $1^2C$  sensor and allows the sensor to be controlled by just two wires coming from the host system. It reduces the wire count from six (for SPI) or four (for I2C). These two wires use Analog Devices' 1-Wire protocol that combines power and signal on a single wire, and which is driven by the programmable I/O pins on the host's microcontroller. The 1-Wire network supports connection lengths up to 100m and 10 sensor nodes or more.

The IC provides a 512-byte command sequencer in SRAM that can be loaded with multiple I2C or SPI commands. Once loaded, the host controller sends a command to execute the sequence, power, and collect data from attached I2C or SPI peripherals. A subsequent 1-Wire command reads collected data. Power for attached sensors or peripherals is sourced from the 1-Wire line making the DS28E18 a very efficient solution to remotely power and control complex I<sup>2</sup>C or SPI devices such as sensors, ADCs, DACs, and display controllers.

When used as a bridge for  $1^2C$  slave devices, the DS28E18 communicates at Standard mode (100kHz), Fast mode (400kHz) or Fast-mode Plus (Fm+, 1MHz). In SPI mode, multiple clock rates are supported up to 2.3MHz. Configuring for I2C or SPI operation is performed with a 1-Wire command; I<sup>2</sup>C is the power-on default. When operating in I2C mode, two programmable GPIO pins are available for additional peripheral control.

Each DS28E18 provides a unique and secure 64-bit ROM identification number (ROM ID) that serves as the device's address on the 1-Wire bus. Multiple DS28E18 devices can coexist with other devices in a 1-Wire network and be accessed individually without affecting other devices.

# **Applications**

- Examining Environmental Conditions
- Accessory Identification and Control
- **Equipment Configuration and Monitoring**
- **Grain Elevator Monitoring**

## **Benefits and Features**

- Operate Remote I<sup>2</sup>C or SPI Devices Using Single-Contact 1-Wire Interface
	- Extending I<sup>2</sup>C/SPI Communication Distance
	- Reduce Six Wires (for SPI) or Four Wires (for I<sup>2</sup>C) to Two Wires
	- 512-Byte Sequencer for Autonomous Operation of Attached Devices
	- Two Configurable GPIO Pins for Additional Peripheral Control
- No External Power Required
	- DS28E18 Parasitically Powered from 1-Wire
	- I<sup>2</sup>C/SPI Peripheral Power Derived from the 1-Wire Line
- Flexible 1-Wire and I<sup>2</sup>C/SPI Master Operational Modes
	- Supports Standard (11kbps) and Overdrive (90kbps) 1-Wire Communication
	- 100kHz, 400kHz, and 1MHz for I2C Slaves
	- Up to 2.3MHz for SPI Slaves
- Easy to Integrate
	- Small, 2mm x 3mm x 0.75mm, 8-Pin TDFN Package
	- -40°C to +85°C Operation
	- 2.97V to 3.63V Operating Voltage Range

# **Simplified Application Block Diagram**



*1-Wire is a registered trademark of Maxim Integrated Products, Inc.*

*[Ordering Information](#page-66-0) appears at end of data sheet. 19-100832; Rev 1; 1/24*

© 2024 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2024 Analog Devices, Inc. All rights reserved.

# **Absolute Maximum Ratings**





*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.* 

# **Package Information**

### **8 TDFN-EP**



For the latest package outline information and land patterns (footprints), go to the *[Package Index](https://www.analog.com/en/design-center/packaging-quality-symbols-footprints/package-index.html)* on the Analog Devices website. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *[Thermal Characterization of IC](https://www.analog.com/en/technical-articles/thermal-characterization-of-ic-packages.html) [Packages](https://www.analog.com/en/technical-articles/thermal-characterization-of-ic-packages.html)*.

# <span id="page-1-0"></span>**Electrical Characteristics**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested. )



# **Electrical Characteristics (continued)**

(Limits are 100% tested at T<sub>A</sub> = +25°C and T<sub>A</sub> = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested. )



# **Electrical Characteristics (continued)**

(Limits are 100% tested at T<sub>A</sub> = +25°C and T<sub>A</sub> = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested. )



# **Electrical Characteristics (continued)**

(Limits are 100% tested at T<sub>A</sub> = +25°C and T<sub>A</sub> = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested. )



# **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested. )



<span id="page-5-0"></span>**Note 1:** System requirement.

- <span id="page-5-1"></span>**Note 2:** System requirement. Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times. The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times.
- <span id="page-5-3"></span>**Note 3:** Guaranteed by design and/or characterization only. Not production tested.
- <span id="page-5-2"></span>Note 4: Value represents the internal parasite capacitance when V<sub>PUP</sub> is first applied. Once the parasite capacitance is charged, it does not affect normal communication. Typically, during normal communication, the internal parasite capacitance is effectively  $~100$ p $F.$
- <span id="page-5-4"></span>Note 5:  $V_{TL}$ , V<sub>TH</sub>, and V<sub>HY</sub> are a function of the internal supply voltage, which is a function of V<sub>PUP</sub>, R<sub>PUP</sub>, 1-Wire timing, and capacitive loading on IO. Lower V<sub>PUP</sub>, higher R<sub>PUP</sub>, shorter t<sub>REC</sub>, and heavier capacitive loading all lead to lower values of V<sub>TL</sub>, V<sub>TH</sub>, and V<sub>HY</sub>.
- <span id="page-5-5"></span>**Note 6:** Voltage below which, during a falling edge on IO, a logic 0 is detected.
- <span id="page-5-6"></span>**Note 7:** The voltage on IO must be less than or equal to V<sub>ILMAX</sub> at all times the master is driving IO to a logic 0 level.
- <span id="page-5-7"></span>**Note 8:** Voltage above which, during a rising edge on IO, a logic 1 is detected.
- <span id="page-5-8"></span>**Note 9:** After V<sub>TH</sub> is crossed during a rising edge on IO, the voltage on IO must drop by at least V<sub>HY</sub> to be detected as logic 0.
- <span id="page-5-9"></span>**Note 10:** The current-voltage (I-V) characteristic is linear for voltages less than 1V.
- <span id="page-5-10"></span>**Note 11:** Applies to a single device attached to a 1-Wire line.
- <span id="page-5-11"></span>**Note 12:** t<sub>REC</sub> (min) covers operation at worst-case temperature. V<sub>PUP</sub>, R<sub>PUP</sub>, C<sub>IO</sub>, t<sub>RSTL</sub>, t<sub>WOL</sub>, t<sub>RL</sub>, and t<sub>RECMIN</sub> can be significantly reduced under less extreme conditions. Contact the factory for more info
- <span id="page-5-12"></span>**Note 13:** The earliest recognition of a negative edge is possible at  $t_{RFH}$  after  $V_{TH}$  has been previously reached.
- <span id="page-5-13"></span>**Note 14:** Defines the maximum possible bit rate. Equal to  $1/(t_{W0LMIN} + t_{RECMIN})$ .
- <span id="page-5-14"></span>**Note 15:** An additional reset or communication sequence cannot begin until the reset high time has expired.
- <span id="page-5-15"></span>**Note 16:** Time from V<sub>IO</sub> = 80% of V<sub>PUP</sub> and V<sub>IO</sub> = 20% of V<sub>PUP</sub> at the negative edge on IO at the beginning of the presence detect pulse.
- <span id="page-5-16"></span>Note 17: Interval after t<sub>RSTL</sub> during which a bus master can read a logic 0 on IO if there is a device present. The power-up presence<br>detect pulse could be outside this interval, but will be complete within 2ms after powe
- <span id="page-5-17"></span>**Note 18:** ε in [Figure 6](#page-18-0) represents the time required for the pullup circuitry to pull the voltage on IO up from V<sub>IL</sub> to V<sub>TH</sub>. The actual maximum duration for the master to pull the line low is  $t_{W1LMAX} + t_F - \varepsilon$  and  $t_{W0LMAX} + t_F - \varepsilon$ , respectively.
- <span id="page-5-18"></span>Note 19: δ in [Figure 6](#page-18-0)</u> represents the time required for the pullup circuitry to pull the voltage on IO up from V<sub>IL</sub> to the input-high threshold of the bus master. The actual maximum duration for the master to pull the line low is t<sub>RLMAX</sub> +  $t_F$ .
- <span id="page-5-19"></span>Note 20: I<sub>SPU</sub> is the current drawn from IO during a strong pullup (SPU) operation. The pullup circuit on IO during the SPU operation should be such that the voltage at IO is greater than or equal to V<sub>SPUMIN</sub>. A low-impedance bypass of R<sub>PUP</sub> activated during<br>the SPU operation is the recommended method to meet this requirement. See the *Typical Applicat*
- **Note 21:** All I<sup>2</sup>C timing values are referred to V<sub>IH(MIN)</sub> and V<sub>IL(MAX)</sub> levels.
- <span id="page-5-20"></span>**Note 22:** See [Figure 10](#page-60-0) for I2C timing symbol details. Rise and fall times are system dependent and not included.
- <span id="page-5-21"></span>**Note 23:** The DS28E18 provides 2.5μs (standard mode), 675ns (fast mode), or 280ns (Fm+) minimum hold time, not including rise/fall time, for the SDA signal.
- <span id="page-5-22"></span>Note 24: C<sub>B</sub> = Total capacitance of one bus line in pF. The maximum bus capacitance allowable may vary from this value depending or the actual operating voltage and frequency of the application ( ${}^{12}$ C bus specificatio
- <span id="page-5-23"></span>Note 25: See [Figure 12](#page-62-0) for SPI timing symbol details. The f<sub>MCK</sub> options listed only effect speed for the SPI WRITE/READ BYTE command. The f<sub>MCK</sub> for the SPI WRITE/READ BIT command is variable up to a maximum of 134kHz. Rise and fall times are system dependent and not included.

# **Typical Operating Characteristics**

( $V_{\text{PUP}}$  = +3.3V;  $T_A$  =  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  unless otherwise noted.)



# **Pin Configuration**

## **DS28E18**



# **Pin Description**



# **Functional Diagram**

## **Block Diagram**



## **Detailed Description**

The DS28E18 integrates a 1-Wire slave front-end, an I2C/SPI bus master peripheral, GPIO, power control, and functionality to bridge these circuit elements for data communication and power delivery to attached I<sup>2</sup>C/SPI slaves. The IC has a 144-byte command buffer that utilizes 16-bytes for device function command operations and 128-bytes to transfer formed packets with sequential commands into a 512-byte SRAM sequencer. The formed packets installed in the SRAM sequencer can be called to write and/or read I2C/SPI data to attached slaves. The maximum length of a sequence is 512 bytes. Upon completion of a sequence, the I<sup>2</sup>C/SPI slave response is recovered using a Read sequencer command. From a host controller, DS28E18 communication is performed serially using the 1-Wire protocol, which requires only a single data connection and a ground return for signaling. The DS28E18 includes a 64-bit unique ROM ID, which guarantees unique and secure identification and also serves as the address of the device in a multidrop 1-Wire network environment where multiple devices reside on a common 1-Wire bus and operate independently of each other.

[Figure 1](#page-11-0) shows the hierarchical structure of the 1‑Wire ROM function, device function, and sequencer commands. The bus master must first provide one of the seven ROM function commands: Read ROM, Match ROM, Search ROM, Skip ROM, Resume, Overdrive-Skip ROM, or Overdrive-Match ROM. Upon completion of an Overdrive-Skip ROM or Overdrive-Match ROM command byte executed at standard speed, the device enters overdrive mode where all subsequent communication occurs at a higher speed. **All 1-Wire data communication is performed least significant bit first.** 

<span id="page-11-0"></span>

*Figure 1. DS28E18 1-Wire Commands Hierarchical Structure* 

### **64-Bit ROM ID**

Each DS28E18 contains a unique ROM ID that is 64 bits long. The first 8 bits are a 1-Wire family code. The next 48 bits are a unique serial number. The last 8 bits are a cyclic redundancy check (CRC) of the first 56 bits. See Figure 2 for details. The 1-Wire CRC is generated using a polynomial generator consisting of a shift register and XOR gates. The polynomial is X8 + X5 + X4 + 1. Additional information about the 1-Wire CRC is available in the *[Understanding and Using](https://pdfserv.maximintegrated.com/en/an/AN27.pdf)  [Cyclic Redundancy Checks with Maxim iButton® Products](https://pdfserv.maximintegrated.com/en/an/AN27.pdf)* application note.

<span id="page-12-0"></span>

*Figure 2. 64-Bit ROM ID* 

#### **Power-Up ROM ID Serialization**

On power-up, the ROM ID value is 56000000000000B2. The uniquely programmed factory value for each DS28E18 needs to be loaded from memory. After power-up, issue a Skip ROM command followed by a Write GPIO Configuration command. This initial command populates the unique device ROM ID, including family code, serialization, and CRC-16. Ignore the command CRC-16 result and the Result byte, as both might be invalid. Next issue a successful Write GPIO Configuration command to configure the GPIO pullup/down states so that the voltage on the GPIO ports is known. See the *[Power-Up of GPIO/I](#page-63-0)[2](#page-63-0)C Pins* section. However, this will not clear the POR status bit. Another successful Device Status command should be issued to receive valid status information and clear the POR status bit.

### **1-Wire Bus System**

The 1-Wire bus is a system that has a single bus master and one or more slaves. In all instances, the DS28E18 is a slave device. The bus master is typically a microcontroller. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal types and timing). The 1-Wire protocol defines bus transactions in terms of the bus state during specific time slots, which are initiated on the falling edge of sync pulses from the bus master.

#### **Hardware Configuration**

The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open-drain or three-state outputs. The 1-Wire port (i.e., IO pin) of the DS28E18 is open drain with an internal circuit equivalent.

A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The DS28E18 supports both a standard and overdrive communication speed of 11kbps (max) and 90kbps (max), respectively. The value of the pullup resistor primarily depends on the network size and load conditions. The DS28E18 requires a pullup resistor of 1kΩ (max) at any speed. Some 1-Wire masters have the pullup resistance  $(R_{\text{PLIP}})$  built in and others require the addition of  $R_{\text{PLIP}}$  as an external resistor.

The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus must be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low for more than 16μs in overdrive operation, one or more devices on the bus could be reset.

#### **Transaction Sequence**

The protocol for accessing the DS28E18 through the 1-Wire port is as follows:

- Initialization
- ROM function command
- Device function command
- Transaction/data

#### **Initialization**

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the slave(s). The presence pulse lets the bus master know that the DS28E18 is on the bus and is ready to operate.

#### **1-Wire ROM Function Commands**

Once the bus master has detected a presence, it can issue one of the seven ROM function commands that the DS28E18 supports. All ROM function commands are 8 bits long. A list of these commands follows. See the flowcharts in Figure 3 and [Figure 4](#page-15-0).

<span id="page-14-0"></span>

*Figure 3. 1-Wire ROM Function Flow Part 1* 

<span id="page-15-0"></span>

*Figure 4. 1-Wire ROM Function Flow Part 2* 

### **Search ROM [F0h]**

When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their ROM ID numbers. By taking advantage of the wired-AND property of the bus, the master can use a process of elimination to identify the ID of all slave devices. For each bit in the ID number, starting with the least significant bit, the bus master issues a triplet of time slots. On the first slot, each slave device participating in the search outputs the true value of its ID number bit. On the second slot, each slave device participating in the search outputs the complemented value of its ID number bit. On the third slot, the master writes the true value of the bit to be selected. All slave devices that do not match the bit written by the master stop participating in the search. If both of the read bits are zero, the master knows that slave devices exist with both states of the bit. By choosing which state to write, the bus master branches in the search tree.

After one complete pass, the bus master knows the ROM ID number of a single device. Additional passes identify the ID numbers of the remaining devices. Refer to the *[1-Wire Search Algorithm](https://www.analog.com/en/app-notes/1wire-search-algorithm.html)* application note for a detailed discussion, including an example.

#### **Read ROM [33h]**

The Read ROM command allows the bus master to read the DS28E18 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single slave on the bus. If more than one slave is present on the bus, a data collision occurs when all slaves try to transmit at the same time (open drain produces a wired-AND result). The resultant family code and 48-bit serial number result in a mismatch of the CRC.

### **Match ROM [55h]**

The Match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a specific DS28E18 on a multidrop bus. Only the DS28E18 that exactly matches the 64-bit ROM sequence responds to the subsequent Device command. All other slaves wait for a reset pulse. This command can be used with a single device or multiple devices on the bus.

### **Skip ROM [CCh]**

This command can save time in a single-drop bus system by allowing the bus master to access the Device commands without providing the 64-bit ROM ID. If more than one slave is present on the bus and, for example, a read command is issued following the Skip ROM command, data collision occurs on the bus as multiple slaves transmit simultaneously (open-drain pulldowns produce a wired-AND result).

#### **Resume [A5h]**

To maximize the data throughput in a multidrop environment, the Resume command is available. This command checks the status of the RC bit and, if it is set, directly transfers control to the Device commands, similar to a Skip ROM command. The only way to set the RC bit is through successfully executing the Match ROM, Search ROM, or Overdrive-Match ROM command. Once the RC bit is set, the device can repeatedly be accessed through the Resume command. Accessing another device on the bus clears the RC bit, preventing two or more devices from simultaneously responding to the Resume command.

#### **Overdrive-Skip ROM [3Ch]**

On a single-drop bus, this command can save time by allowing the bus master to access the device commands without providing the 64-bit ROM ID. Unlike the normal Skip ROM command, the Overdrive-Skip ROM command sets the DS28E18 into the overdrive mode (OD = 1). All communication following this command must occur at overdrive speed until a reset pulse of minimum 480 µs duration resets all devices on the bus to standard speed (OD = 0).

When issued on a multidrop bus, this command sets all overdrive-supporting devices into overdrive mode. To subsequently address a specific overdrive-supporting device, a reset pulse at overdrive speed must be issued followed by a Match ROM or Search ROM command sequence. This speeds up the time for the search process. If more than one slave supporting overdrive is present on the bus and the Overdrive-Skip ROM command is followed by a read command, data collision occurs on the bus as multiple slaves transmit simultaneously (open-drain pulldowns produce a wired-AND result).

#### **Overdrive-Match ROM [69h]**

The Overdrive-Match ROM command, followed by a 64-bit ROM sequence transmitted at overdrive speed, allows the bus master to address a specific DS28E18 on a multidrop bus and to simultaneously set it in Overdrive mode. Only the DS28E18 that exactly matches the 64-bit ROM sequence responds to the subsequent device command. Slaves already in Overdrive mode from a previous Overdrive-Skip ROM or successful Overdrive-Match ROM command remain in Overdrive mode. All overdrive-capable slaves return to standard speed at the next reset pulse having a minimum duration of 480μs. The Overdrive-Match ROM command can be used with a single device or multiple devices on the bus.

#### **1-Wire Signaling and Timing**

The 1-Wire protocol consists of four types of signaling on one line: reset cycle with reset pulse and presence pulse, writezero, write-one, and read-data. Except for the presence pulse, the 1-Wire master initiates all falling edges. The 1-Wire

master can communicate at two speeds: standard and overdrive. While in overdrive mode, the fast timing applies to all wave forms.

[Figure 5](#page-17-0) shows the initialization sequence required to begin any communication. A reset pulse followed by a presence pulse indicates that a slave is ready to receive data, given the correct ROM and device function command.

<span id="page-17-0"></span>

*Figure 5. 1-Wire Reset/Presence-Detect Cycle* 

#### **Read/Write Time Slots**

Data communication on the 1-Wire bus takes place in time slots that carry a single bit each. Write time slots transport data from 1-Wire master to a connected slave. Read time slots transfer data from slave to the 1-Wire master. Figure 6 illustrates the definitions of the write and read time slots.

All communication begins with the master pulling the data line low. As the voltage on the 1-Wire line falls below the threshold  $V_{\text{TI}}$ , the slave starts its internal timing generator that determines when the data line is sampled during a write time slot and how long data is valid during a read time slot.

#### **Master-to-Slave**

For a write-one time slot, the voltage on the data line must have crossed the  $V<sub>TH</sub>$  threshold before the write-one low time t<sub>W1LMAX</sub> is expired. For a write-zero time slot, the voltage on the data line must stay below the V<sub>TH</sub> threshold until the write-zero low time t<sub>W0LMIN</sub> is expired. For the most reliable communication, the voltage on the data line should not exceed V<sub>ILMAX</sub> during the entire t<sub>W0L</sub> or t<sub>W1L</sub> window required by the slave. After the V<sub>TH</sub> threshold has been crossed, the DS28E18 needs a recovery time t<sub>RFC</sub> before it is ready for the next time slot.

#### **Slave-to-Master**

A read-data time slot begins like a write-one time slot. The voltage on the data line must remain below  $V_{T1}$  until the read low time t<sub>RL</sub>(read low time) is expired. During the t<sub>RL</sub> window, when responding with a 0, the slave starts pulling the data line low; its internal timing generator determines when this pulldown ends and the voltage starts rising again. When responding with a 1, the slave does not hold the data line low at all, and the voltage starts rising as soon as t<sub>RI</sub> is over. Note that the slave t<sub>RL</sub> during a logic 1 is adequately an approximation of the 1-Wire master t<sub>W1L</sub> setting.

The slave t<sub>RI</sub> plus the bus rise time on the near end and the internal timing generator of the slave on the far end define the 1-Wire master sampling window, in which the 1-Wire master performs a read from the data line. After reading from the data line, the 1-Wire master waits until ts<sub>LOT</sub> is expired. This guarantees sufficient recovery time t<sub>RFC</sub> for the slave to get ready for the next time slot. Note that  $t_{REC}$  specified herein applies only to a single slave attached to a 1-Wire line. For multidevice configurations,  $t_{\text{REC}}$  must be extended to accommodate the additional 1-Wire device input capacitance.

<span id="page-18-0"></span>

*Figure 6. 1-Wire Read/Write Timing Diagrams* 

#### **Improved Network Behavior**

In a 1-Wire environment, line termination is possible only during transients controlled by the bus master (1-Wire driver). 1-Wire networks, therefore, are susceptible to noise of various origins. Depending on the physical size and topology of the network, reflections from end points and branch points can add up or cancel each other to some extent. Such reflections are visible as glitches or ringing on the 1-Wire communication line. Noise coupled onto the 1-Wire line from external sources can also result in signal glitching. A glitch during the rising edge of a time slot can cause a slave device to lose synchronization with the master and, consequently, result in a Search ROM command coming to a dead end or cause a device-specific function command to abort. For better performance in network applications, the DS28E18 uses a 1-Wire front-end that is less sensitive to noise. The IO 1-Wire front-end has hysteresis, and a rising edge hold off delay.

- On the low-to-high transition, if the line rises above  $V_{TH}$  but does not go below  $V_{TL}$ , the glitch is filtered (*[Figure 7](#page-19-0)*, case A.)
- The rising edge hold-off delay (nominally 100ns), t<sub>REH</sub>, filters glitches that go below V<sub>TL</sub> before t<sub>REH</sub> has expired ([Figure 7,](#page-19-0) case B.) Effectively the device does not see the initial rise, and the t<sub>REH</sub> delay resets when the line goes below  $V_{\text{TI}}$ .
- If the line goes below  $V_{\text{TL}}$  after t<sub>REH</sub> has expired the glitch is not filtered and is taken as the beginning of a new time slot ([Figure 7,](#page-19-0) case C.)

Independent of the time slot, the falling edge of the presence pulse has a controlled slew rate to reduce ringing. The falling delay is specified by  $t_{\text{FPD}}$ .

<span id="page-19-0"></span>

*Figure 7. Noise Suppression Scheme* 

## **Device Function Commands**

After a 1-Wire reset/presence cycle and ROM function command sequence [\(Figure 3](#page-14-0) or [Figure 4\)](#page-15-0) is successful, a command start can be accepted and then followed by a device function command. In general, these commands follow the state flow diagram [\(Figure 8\)](#page-20-0). Within this diagram, the data transfer is verified when writing and reading by a CRC of 16-bit type (CRC-16). The CRC-16 is computed as described in the *[Understanding and Using Cyclic Redundancy](https://www.analog.com/en/technical-articles/understanding-and-using-cyclic-redundancy-checks-with-maxim-1wire-and-ibutton-products.html)  [Checks with Maxim 1-Wire and iButton Products](https://www.analog.com/en/technical-articles/understanding-and-using-cyclic-redundancy-checks-with-maxim-1wire-and-ibutton-products.html)* application note.

<span id="page-20-0"></span>

*Figure 8. Device Function Flow Chart* 

Additionally, the subsequent sections will describe each device function command in detail. The device function commands are each 8-bit values and are shown in [Table 1.](#page-21-0)

## <span id="page-21-0"></span>**Table 1. Device Function Commands**



### **Command Start (66h)**

Command Start is used for device function commands. After the command start byte, the next byte transmitted is the length byte. This indicates the length of both the command (i.e., device function command) and parameters. The result of the command is provide in similar format. The command start structure does not require a strong pullup (SPU) until after the release byte. After the release byte, the command is started and a command dependent delay is put into effect with the SPU power being delivered to the 1-Wire bus. The command dependent delay and SPU power is needed to execute device function commands and sequencer commands when applicable.

## **Table 2. Command Start Description**



# **Table 3. Generic Command Start Sequence**



## **Write Sequencer Command (11h) Table 4. Write Sequencer Description**



## **Table 5. Write Sequencer Parameter: ADDR\_LO**



### **ADDR\_LO: (Bits 7:0)**

00h‑FFh: The lower 8 bits of the target write address in the command sequencer SRAM.

### **Table 6. Write Sequencer Parameter ADDR\_HI**



#### **RFU (Bits 7:1): RFU**

0000000b-1111111b: Reserved for future use.

#### **ADDR\_HI: (Bit 0): Sequencer Address High Bit**

0b-1b: The most significant bit of the target write address in the command sequencer SRAM.

### **Table 7. Write Sequencer Parameter: Data Array**



#### **DATA: (Bits 7:0)**

00h‑FFh: Byte to write to the command sequencer SRAM starting at the target write address (*ADDR\_HI:ADDR\_LO*). DATA is a variable length array of bytes, *DATA[n]*, that is written to the command sequencer SRAM. The length of the array, *n,* is determined from the length parameter as part of the 1‑Wire Start command. A minimum of one byte of data is required for the Write Sequencer command. The array, *DATA[n]*, is written to the command sequencer SRAM in the same order it is transmitted.

*Note: The 1*‑*Wire protocol transmits the data least significant bit to most significant bit. The DS28E18 1*‑*Wire slave interface receives the 1*‑*Wire data and writes it in little endian form to the internal command buffer first and then transfers data during the command duration to the command sequencer SRAM.* 

# **Table 8. Write Sequencer Command Transfer**



## **Read Sequencer Command (22h) Table 9. Read Sequencer Description**



## **Table 10. Read Sequencer Parameter ADDR\_LO**



#### **ADDR\_LO: (Bits 7:0)**

00h-FFh: The lower 8 bits of the target read address in the command sequencer SRAM.

## **Table 11. Read Sequencer Parameter Byte 2: SLEN:ADDR\_HI**



#### **SLEN: (Bits 7:1)**

00h‑7Fh: The number of bytes to read from the command sequencer SRAM. *Note: Setting the SLEN field to 0 reads 128 bytes, the maximum number.* 

#### **ADDR\_HI: (Bit 0)**

0b-1b: The most significant bit of the target read address in the command sequencer SRAM. Combine the ADDR\_HI bit with the ADDR\_LO field to set the starting read address for the Read Sequencer command.

# **Table 12. Read Sequencer Command Transfer**



# **Table 12. Read Sequencer Command Transfer (continued)**



## **Run Sequencer Command (33h) Table 13. Run Sequencer Description**



# **Table 14. Sequencer Parameter ADDR\_LO**



## **ADDR\_LO: (Bits 7:0)**

00h-FFh: The lower 8 bits of the starting execution address in the command sequencer SRAM.

# **Table 15. Sequencer Parameter SLEN\_LO:ADDR\_HI**



#### **SLEN\_LO: (Bits 7:1)**

00h-7Fh: The lower 7 bits of the number of bytes to execute in the command sequencer SRAM. Combining SLEN\_HI:SLEN\_LO (sequencer length) is a 9‑bit field. Setting SLEN\_HI:SLEN\_LO to 0 indicates 512 bytes for the number of bytes to execute.

*Note: If set to zero in conjunction with SLEN\_HI being zero, then the sequencer length is 512.* 

#### **ADDR\_HI: (Bit 0)**

0b-1b: The most significant bit of the target read address in the command sequencer SRAM.

### **Table 16. Sequencer Parameter SLEN\_HI**



#### **RFU (Bits 7:2)**

00b-11b: Reserved for future use.

#### **SLEN\_HI: (Bits 1:0)**

00b‑11b: The upper 2 bits of the number of bytes to execute in the command sequencer SRAM.

### **Table 17. Sequencer Return Byte Slave NACK Status Byte Low**



#### **SNACK\_LO (Bits 7:0): Slave NACK Address Offset Low**

00h-FFh: If the Result byte is 88h, a slave NACK occurred during the I<sup>2</sup>C sequence. The SNACK\_LO byte is returned as part of the run sequencer result. This field must be combined with the SNACK\_HI byte to determine the full address offset of the command.

*Note: This parameter is only returned if the DS28E18 is configured for I2C operation and a NACK occurred during the run sequencer operation.* 

### **Table 18. Sequencer Return Byte Slave NACK Status Byte High**



#### **RFU (Bits 7:1)**

00h‑7Fh: Reserved for future use.

#### **SNACK\_HI (Bit 0): Slave NACK Address Offset High**

0b-1b: If the Result byte is 88h, a slave NACK occurred during the I<sup>2</sup>C sequence. The SNACK\_HI bit is returned as part of the run sequencer result. SNACK HI bit is the most significant bit of the first I<sup>2</sup>C write byte that was not acknowledged. The full offset of the I2C Write command that was not acknowledged is the combination of SNACK\_HI:SNACK\_LO. This field must be combined with the SNACK\_HI byte to determine the full address offset of the command. *Notes:* 

*If SNACK\_HI:SNACK\_LO is 0, the offset address is 512.* 

*This parameter is only returned if the DS28E18 is configured for I2C operation and a NACK occurred during the run sequencer operation.* 

## **Table 19. Slave NACK Addressing**



# **Table 19. Slave NACK Addressing (continued)**



# **Table 20. Run Sequencer Command Transfer**



### **Device Configuration and Status Commands**

Use the following device commands to configure the general-purpose I/O,  $12$ C, or SPI interface of the DS28E18.

## **Write Configuration Command (55h) Table 21. Write Configuration Description**



## **Table 22. Configuration Register**



#### **RFU (Bit 7:6)**

00b-11b: Reserved for future use.

#### **SPI\_MODE (Bits 5:4): SPI Mode Selection**

- 00b: *SPI Mode 0:* The rising edge clocks data from MISO into the DS28E18 and data from MOSI into the SPI slave. The DS28E18 updates its MOSI pin at the falling edge. Clock is active high and idle low (power-on default).
- 01b: Reserved for future use (invalid).
- 10b: Reserved for future use (invalid).
- 11b: *SPI Mode 3:* The rising edge clocks data from MISO into the DS28E18 and data from MOSI into the SPI slave. The DS28E18 updates its MOSI pin at the falling edge. Clock is active low and idle high.

#### **PROT (Bit 3): Protocol Selection**

- 0b:  $1<sup>2</sup>C$  mode (default)
- 1b: SPI mode

#### **INACK (Bit 2): Ignore NACK**

- 0b: If a NACK occurs, stop processing the sequencer packets and set the Write Status byte value.
- 1b: If a NACK occurs, populate the first I2C write NACK received in the Write Status byte but continue processing the remaining sequencer packets. If another NACK occurs, the Write Status byte will still just show the address of the first NACK.

#### **SPD (Bits 1:0): Speed**

- 00b: I 2C/SPI speed set to 100kHz max
- 01b: I<sup>2</sup>C/SPI speed set to 400kHz max (power-on default)
- 10b: I 2C/SPI speed set to 1MHz max
- 11b: SPI speed set to 2.3MHz max

**Note:** In SPI mode, the SPD bits only affect speed for the SPI WRITE/READ BYTE sequencer command. The speed for

the SPI WRITE/READ BIT sequencer command is variable up to a maximum of 130kHz.

# **Table 23. Write Configuration Command Transfer**



## **Read Configuration Command (6Ah) Table 24. Read Configuration Description**



## **Table 25. Configuration Register Return Byte**



#### **RFU (Bit 7:6)**

00b-11b: Reserved for future use.

#### **SPI\_MODE (Bits 5:4): SPI Mode Selection**

- 00b: *SPI Mode 0:* The rising edge clocks data from MISO into the DS28E18 and data from MOSI into the SPI slave. The DS28E18 updates its MOSI pin at the falling edge. Clock is active high and idle low (power‑on default).
- 01b: Reserved for future use (invalid).
- 10b: Reserved for future use (invalid).
- 11b: *SPI Mode 3:* The rising edge clocks data from MISO into the DS28E18 and data from MOSI into the SPI slave. The DS28E18 updates its MOSI pin at the falling edge. Clock is active low and idle high.

#### **PROT (Bit 3): Protocol Selection**

- 0b: I 2C mode (default)
- 1b: SPI mode

#### **INACK (Bit 2): Ignore NACK**

- 0b: If a NACK occurs, stop processing the sequencer packets and set the Write Status byte value.
- 1b: If a NACK occurs, populate the first I2C write NACK received in the Write Status byte, but continue processing the remaining sequencer packets. If another NACK occurs, the Write Status byte will still just show the address of the first NACK.

#### **SPD (Bits 1:0): Speed**

- 00b: I 2C/SPI speed set to 100kHz max
- 01b: I<sup>2</sup>C/SPI speed set to 400kHz max (power-on default)
- 10b: I 2C/SPI speed set to 1MHz max
- 11b: SPI speed set to 2.3MHz max

# **Table 26. Read Configuration Command Transfer**



## **Write GPIO Configuration (83h) Table 27. Write GPIO Configuration Description**



# <span id="page-34-1"></span>**Table 28. Target Configuration Register - CFG\_REG\_TARGET**



#### **OFFSET (Bit 7:0): GPIO Register Address Offset**

0Bh: Sets access to the GPIO control register. Adhere to the GPIO\_CTRL\_HI/GPIO\_CTRL\_LO register descriptions.

0Ch: Sets access to the GPIO buffer register. Adhere to the GPIO\_BUF\_HI/GPIO\_BUF\_LO register descriptions.

## <span id="page-34-2"></span>**Table 29. Target Configuration Register Module - CFG\_REG\_MOD**



#### **GPIO\_MOD (Bits 7:0): GPIO Register Module**

03h: GPIO register module number sets access to the GPIO peripheral.

### <span id="page-34-3"></span>**Table 30. GPIO Control Register High Byte - GPIO\_CTRL\_HI**



**Note:** See **Table 32** for mapping to pin names.

#### **PS (Bit [n]): Pull Strong Setting**

0h-Fh: See [Table 31.](#page-34-0)

#### **PW (Bit [n]): Pull Weak Setting**

0h‑Fh: See [Table 31.](#page-34-0)

## <span id="page-34-0"></span>**Table 31. Pullup Selection**



\*The bit positions [n] are 0, 1, 2, and 3. Each [n] of PS must equal [n] of PW for the table.

## <span id="page-35-0"></span>**Table 32. Bit Position [n] Mapping to Pin Names**



# <span id="page-35-1"></span>**Table 33. GPIO Control Register Low Byte - GPIO\_CTRL\_LO**



**Note:** See **Table 32** for mapping to pin names.

#### **PDS (Bit [n]): Pulldown Slew Setting**

- 0b: No pulldown slew
- 1b: Pulldown slew,  $t_F = 300$ ns (typ)

#### **DO (Bit [n]): Output Data Setting**

- 0b: Output low
- 1b: Output high or release line depending on pullup selected

## <span id="page-35-2"></span>**Table 34. GPIO Buffer Register Configuration Setting High Byte - GPIO\_BUF\_HI**



**Note:** See **Table 32** for mapping to pin names.

**RFU (Bits 7:4):** Reserved for future use. Set to 0.

#### **BUFIZ (Bit [n]): Input Buffer Enable**

- 0b: Input buffer is isolated (high-Z).
- 1b: Input buffer is enabled.

**Note:** The BUFIZ bits control the input buffers outside of the device function command, and should be kept at default, 0. The input buffers are forced on during device function commands. Therefore, make sure to turn on a pullup/pulldown or provide an external pullup per [Table 31](#page-34-0). This avoids any chance of excess crowbar current for the condition of when the associated GPIO or SDA/SCL is at mid-rail or floating. See the *[Power-Up of GPIO/I](#page-63-0)[2](#page-63-0)C Pins* section for more details.

# **Table 35. GPIO Buffer Register Configuration Setting Low Byte (Write) - GPIO\_BUF\_LO**



**Note:** X = Don't care.

**RFU (Bits 7:4):** Reserved for future use.

**X (Bits 3:0):** Don't care. These bits are read only for the buffer, and the write will be ignored.

# **Table 36. Write GPIO Configuration Command Transfer**



# **Table 36. Write GPIO Configuration Command Transfer (continued)**



### **Read GPIO Configuration (7Ch)**



### **Target Configuration Register – CFG\_REG\_TARGET**

See [Table 28](#page-34-1) for byte description.

#### **Target Configuration Register Module** – **CFG\_REG\_MOD**

See [Table 29](#page-34-2) for byte description.

#### **GPIO Control Register High Byte** – **GPIO\_CTRL\_HI**

See [Table 30](#page-34-3) for bit descriptions.

#### **GPIO Control Register Low Byte – GPIO\_CTRL\_LO**

See [Table 33](#page-35-1) for bit descriptions.

#### **GPIO Buffer Register Configuration Setting High Byte** – **GPIO\_BUF\_HI**

See [Table 34](#page-35-2) for bit descriptions.

## **Table 37. GPIO Buffer Register Configuration Setting Low Byte – GPIO\_BUF\_LO**



**Note:** See **Table 32** for mapping to pin names.

**RFU (Bits 7:4)**: Reserved for future use.

#### **BUF (Bit [n]): Input Buffer**

- 0b: Read input buffer value is 0.
- 1b: Read input buffer value is 1.

## **Table 38. Read GPIO Configuration Command Transfer**



# **Table 38. Read GPIO Configuration Command Transfer (continued)**



## **Device Status Command (7Ah) Table 39. Device Status Description**



## **Table 40. Device Status Byte**



### **RFU (Bit 7:2)**

0b0000000: Reserved for future use.

#### **POR (Bit 1): Power-on Reset Bit**

0b0: No POR has occurred.

0b1: A POR has occurred. Buffer and SRAM contents may not be valid.

#### **RFU (Bit 0)**

0b0: Reserved for future use.

### **Table 41. Version Byte**



#### **DVER: (Bits 7:0): Device Version**

0x00: Device version as set during manufacturing.

## **Table 42. MANID: (Bits 15:0): Manufacturing ID**



#### **MANID[1] (Bits 15:8): Manufacturing Identification MSB**

0x00: Manufacturer identification number, most significant byte, set during manufacturing.

#### **MANID[0] (Bits 7:0): Manufacturing Identification LSB**

0x00: Manufacturer identification number, least significant byte, set during manufacturing.

### **Table 43. Device Status Command Transfer**

Reset

# **Table 43. Device Status Command Transfer (continued)**



### **Sequencer Commands**

This section describes the 8-bit sequencer commands that are used to form packets in the sequencer SRAM memory. The SRAM reserves 512 bytes of the SRAM memory for storage of user-defined command sequences. The maximum size of a Sequencer Run command is 512 bytes. The sequencer does not allow execution beyond the sequencer SRAM and if the starting address plus the sequencer length (SLEN) results in a value greater than 512, an error is returned. [Table 44](#page-41-0) lists the I<sup>2</sup>C interface and GPIO commands, [Table 45](#page-41-1) lists the SPI interface commands and [Table 46](#page-41-2) lists the utility commands. These three tables include the communication time for each sequencer command at a particular speed. By summing the time for each command in the sequence, the total communication time can be determined. The strong pullup must remain active for the full duration  $t_{OP}$  + total sequencer communication time.



# <span id="page-41-0"></span>**Table 44. I2C Interface Commands**

## <span id="page-41-1"></span>**Table 45. SPI Interface Commands**



## <span id="page-41-2"></span>**Table 46. Utility Commands**





# **Table 46. Utility Commands (continued)**

Sequencer commands are grouped into three categories; I<sup>2</sup>C interface, SPI interface, and utility commands. The I<sup>2</sup>C interface commands exercise the I2C bus; and the SPI interface commands exercise the SPI bus. The utility commands serve to provide time for the I<sup>2</sup>C/SPI sensors to process instructions or extract power from 1-Wire for power delivery to the I2C/SPI sensors.

Construct packets for the target interface in the command sequencer SRAM using the Write Sequencer device command. Once the command packets are written to the command sequencer SRAM, they remain in SRAM until a device reset or overwritten. The command packets typically contain I<sup>2</sup>C/SPI write data bytes to be written or an array of data bytes each set to FFh as a way to preserve memory that will later be overwritten in SRAM with received I<sup>2</sup>C/SPI read data. Consider that it may be important to add a delay or output power for a  $1^2C/SPI$  slave when processing write/read data (e.g., during a I<sup>2</sup>C temperature conversion, memory write, etc.). This is accomplished using utility commands that can be inserted into the sequencer.

Execution of the command packets stored in the command sequencer SRAM is initiated using the Run Sequencer device command. All sequencer commands and parameter bytes that form a packet (e.g., write length, write data, read array, etc.) are processed. If read data bytes are incoming during the processing of the Run Sequencer command, they will overwrite the read array (previously set to FFh for each byte) in SRAM with the new received read data.

When data is read over the  ${}^{12}C$  or SPI interface during the Run Sequencer command, such as collecting sensor data, the host should retrieve the read array stored in SRAM. The data stored in the SRAM can be extracted by calling a Read Sequencer device command. This addressable command retrieves up to 128 bytes of read array at a time in the SRAM over the 1‑Wire. Since the *Read Sequencer* command is addressable, it can be called as much as is needed to get all of the read array bytes that contain the I2C/SPI received data. After collecting the read array, it may make sense for the specific application to rewrite FFh in the read arrays of the SRAM again by using the Write Sequencer command. This is just an added precaution to be sure that the next time the Read Sequencer command is called, the read array has truly been updated from a Run Sequencer command with expected data other than FFh for each byte from the I2C/SPI interface.

## **I 2C Sequencer Interface Commands**

[Table 47](#page-43-0) shows abbreviations for the I<sup>2</sup>C communication types used in the I<sup>2</sup>C sequencer interface commands descriptions. Each abbreviation translates to a specific I<sup>2</sup>C communication type.

See [Table 48](#page-43-1) for the color coding of the I<sup>2</sup>C communication direction shown in each command's expected I<sup>2</sup>C transaction diagram.

# <span id="page-43-0"></span>**Table 47. I2C Character Legend**



# <span id="page-43-1"></span>**Table 48. I2C Data Direction Color Key**



## **I 2C Start Command**

# **Table 49. I2C Start Command**



#### *Formed 1-Wire Packet*



# **I 2C Stop Command Table 50. I2C Stop Command**



## *Formed 1-Wire Packet*



# **I 2C Write Data Command Table 51. I2C Write Data Command**



#### *Formed 1-Wire Packet*



#### **Write Length**

Defines the number of data bytes to write, ranging from 1 byte up to 256 bytes. Set this field to 0 to write 256 bytes.

#### **Write Data**

DATA[n]: Array of bytes of length *n* to write to the I<sup>2</sup>C bus. If the write length is 0, n = 256, this array must be 256 bytes.

#### *Expected I2C Transaction*



## **I 2C Read Data Command Table 52. Read Data Command**



#### *Formed 1-Wire Packet*



#### **Read Length**

Defines number of data bytes to be read, ranging from 1 byte up to 256 bytes. Set read length to 0 to read 256 bytes.

#### **Read Array**

DATA[n]: Receive n bytes from the I<sup>2</sup>C bus. Each entry in the read array, *DATA[n]*, should be set to FFh when creating the 1‑Wire packet. Data received from the I2C Read operation is stored in this array.

#### *Expected I2C Transaction*



# **I 2C Read Data with NACK End Command Table 53. I2C Read Data with NACK End Command**



#### *Formed 1-Wire Packet*



#### **Read Length**

Number of data bytes to read, from 1 to 256 bytes. Set the read length field to 0 to read 256 bytes.

#### **Read Array**

DATA[n]: A byte array of *Length to Read* size, each entry is set to FFh. Data read from the I<sup>2</sup>C device is written to this array as it is received.

#### *Expected I2C Transaction*



#### **SPI Sequencer Commands**

In the beginning, the SPI sequencer will most commonly require enabling access to the SPI slave device. This is usually accomplished by issuing an SS\_LOW sequencer command to make the slave select (SS) pin active low. Then an SPI Write/Read Byte or a SPI Write/Read Bit command should follow to send/receive SPI data. When the transaction has completed, an SS\_HIGH sequencer command is commonly issued to restore the SS pin back to active high so as to deselect the SPI slave device.

### **SPI Write/Read Byte(s) Command**

## **Table 54. SPI Write Read Byte Command**



#### *Formed 1-Wire Packet*



#### **Write Length**

*n*: Number of bytes to write from 1 to 255; Setting this field to 0 indicates that no write is performed and the Write Array field must be omitted.

#### **Read Length**

*m*: Number of bytes to be read from 1 to 255. Setting this field to 0 indicates no read is performed and the Read Array field must be omitted.

#### **Write Array: WDATA[***n***]**

WDATA[*n*]: Array of data to write of *n* bytes as set in the Write Length field. If *n* is 0, the Write Array must not be included in the command.

#### **Read Array: RDATA[***m***]**

RDATA[*m*]: An array for storing the bytes read from the SPI bus of size *m* bytes as set in the Read Length field. The array size must be *m* bytes in size and initialized to FFh. If *m*, Read Length, is 0, the Read Array must not be included in the command.

## **SPI Write/Read Bit(s) Command Table 55. SPI Write/Read Bit Command**



#### *Formed 1-Wire Packet*



#### **Write Length**

*n*: The number of data bits to write from 1 to 64. If this field is set to 0, the Write GAP is skipped, and the write data array should not be transmitted from the host.

#### **Read Length**

*m*: Set to the number of bits to read from 1 to 64. If this field is set to 0, the Read GAP is skipped, and no Read Bit Array should be included in the packet from the host.

#### **Write Bit Array: WBIT[***n***]**

WBIT[n]: Send the user-defined write data from 1 to 64 bits on byte boundaries. Only the specified number of bits are transmitted.

#### **Read Bit Array: RBIT[***m***]**

RBIT[*m*]: An array used to store the bits for the Read operation. This array must be sized on byte boundaries from 1 byte to 8 bytes in size. If the Read Length is 0, the Read Bit Array should not be used. The Read Bit Array must be initialized to FFh.

# **SS\_HIGH Command Table 56. SS\_HIGH Command**



### *Formed 1-Wire Packet*

**Command** 01h

# **SS\_LOW Command Table 57. SS\_LOW Command**



### *Formed 1-Wire Packet*

**Command** 80h

### **Sequencer Utility Commands**

### **GPIO\_CTRL Write Command**

# **Table 58. GPIO\_CTRL Write Command**



#### *Formed 1-Wire Packet*



### **GPIO\_CTRL\_HI Byte Parameter**

See [Table 30](#page-34-3) for bit descriptions.

#### **GPIO\_CTRL\_LO Byte Parameter**

See [Table 33](#page-35-1) for bit descriptions.

## **GPIO\_CTRL Read Command Table 59. GPIO\_CTRL Read Command**



#### *Formed 1-Wire Packet*



## **GPIO\_CTRL\_HI Byte Parameter**

See [Table 30](#page-34-3) for bit descriptions.

### **GPIO\_CTRL\_LO Byte Parameter**

See [Table 33](#page-35-1) for bit descriptions.

# **GPIO\_BUF Write Command Table 60. GPIO\_BUF Write Command**



#### *Formed 1-Wire Packet*



#### **GPIO\_BUF Value Parameter**

This writes to the GPIO\_BUF parameters per [Table 61](#page-54-0) bit description.

## <span id="page-54-0"></span>**Table 61. GPIO Buffer Register Sequencer Setting Byte - GPIO\_BUF**



**Note:** See **Table 32** for mapping to pin names.

#### **BUFIZ (Bit [n]): Input Buffer Enable**

- 0b: Input buffer is isolated (high-Z).
- 1b: Input buffer is enabled.

**Note:** The BUFIZ bits control the input buffers outside of the device function command and should be kept at default (0). The input buffers are forced on during device function commands. Therefore, make sure to turn on a pullup/pulldown or provide an external pullup per [Table 31.](#page-34-0) This avoids any chance of excess crowbar current for the condition when the associated GPIO or SDA/SCL is at mid-rail or floating. See the *[Power-Up of GPIO/I](#page-63-0)[2](#page-63-0)C Pins* section for more details.

## **GPIO\_BUF Read Command Table 62. GPIO\_BUF Read Command**



#### *Formed 1-Wire Packet*



### **GPIO\_BUF Value Parameter**

This reads to the GPIO\_BUF parameters per the [Table 63](#page-55-0) bit description.

## <span id="page-55-0"></span>**Table 63. GPIO Read Buffer Register Sequencer Setting Byte – GPIO\_BUF**



Note: See **Table 32** for mapping to pin names.

#### **BUFIZ (Bit [n]): Input Buffer Enable**

- 0b: Input buffer is isolated (high-Z).
- 1b: Input buffer is enabled.

#### **BUF(Bit [n]): Input Buffer**

- 0b: Read Input buffer is 0.
- 1b: Read Input buffer is 1.

## **Delay Command Table 64. Delay Command**



### *Formed 1-Wire Packet*



## **Table 65. Delay Parameter**



### **RFU (Bit 7:4)**

0b0000-0b1111: Reserved for future use.

### **DELAY: (Bits 3:0)**

0b0000-0b1111: Delay time as specified by the following equation. The DELAY parameter is from a minimum value of 0 (0x0) to a maximum value of 15 (0xF), and the actual delay time is from 1ms to 32s respectively.

*Delay(ms)* = 2 *DELAY*

# **SENS\_VDD On Command Table 66. SENS\_VDD On Command**



#### *Formed 1-Wire Packet*



# **SENS\_VDD Off Command Table 67. SENS\_VDD Off Command**



### *Formed 1-Wire Packet*



## **I 2C**

### **Overview**

The I<sup>2</sup>C bus uses a data line (SDA) plus a clock signal (SCL) for communication. Both SDA and SCL are bidirectional lines connected to a positive supply voltage through a pullup resistor. When there is no communication, both lines are high. The output stages of devices connected to the bus must have an open drain or open collector to perform the wired-AND function. Data on the I<sup>2</sup>C bus can be transferred at rates of up to 100kbps in standard mode, up to 400kbps in fast mode, and up to 1Mbps in Fm+. A device that sends data on the bus is defined as a transmitter, and a device receiving data is defined as a receiver. The device that controls the communication is called a master. The devices that are controlled by the master are slaves. To be individually accessed, each device must have a slave address that does not conflict with other devices on the bus. Data transfers can be initiated only when the bus is not busy. The master generates the serial clock (SCL), controls the bus access, generates the START and STOP conditions, and determines the number of data bytes transferred between START and STOP, as seen in [Figure 9](#page-59-0). Data is transferred in bytes, with the most significant bit being transmitted first. After each byte follows an acknowledge bit to allow synchronization between master and slave.

<span id="page-59-0"></span>

*Figure 9. I2C Protocol Overview* 

### **I 2C Definitions**

The following terminology is commonly used to describe I<sup>2</sup>C data transfers. The timing references are defined in Figure [10.](#page-60-0)

#### **Bus Idle or Not Busy**

Both SDA and SCL are inactive and in their logic-high states.

#### **START Condition**

To initiate communication with a slave, the master must generate a START condition. A START condition is defined as a change in state of SDA from high to low while SCL remains high.

#### **STOP Condition**

To end communication with a slave, the master must generate a STOP condition. A STOP condition is defined as a change in state of SDA from low to high while SCL remains high.

#### **Repeated START Condition**

Repeated STARTs are commonly used for read accesses after having specified a memory address to read from in a preceding write access. The master can use a repeated START condition at the end of a data transfer to immediately initiate a new data transfer following the current one. A repeated START condition is generated the same way as a normal

START condition, but without leaving the bus idle after a STOP condition.

### **Data Valid**

With the exception of the START and STOP condition, transitions of SDA can occur only during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the required setup and hold time ( $t_{HD:DAT}$  after the falling edge of SCL and  $t_{SUBAT}$  before the rising edge of SCL; see [Figure 10](#page-60-0)). There is one clock pulse per bit of data. Data is shifted into the receiving device during the rising edge of the SCL pulse.

When finished with writing, the master must release the SDA line for a sufficient amount of setup time (minimum t<sub>SU:DAT,</sub> + t<sub>R</sub> in [Figure 10\)](#page-60-0) before the next rising edge of SCL to start reading. The slave shifts out each data bit on SDA at the falling edge of the previous SCL pulse, and the data bit is valid at the rising edge of the current SCL pulse. The master generates all SCL clock pulses, including those needed to read from a slave.

<span id="page-60-0"></span>

### **SPI**

#### **Overview**

Serial peripheral interface (SPI) is a 4-wire, synchronous serial communication bus used for short-distance communication. SPI devices communicate in full duplex mode using a master-slave architecture with a single master. The SPI master device controls the communication frame for reads and writes using the slave select output. The DS28E18 SPI master supports a single slave select line, allowing communication between the DS28E18 and a single slave SPI device. For single slave SPI networks, the Slave Select pin (SS#) is an output only and defaults to active low. See **[Figure 11](#page-61-0)** for additional details.

<span id="page-61-0"></span>

*Figure 11. SPI Single Slave Network* 

### **SPI Timing**

The timing references are defined in **[Figure 12.](#page-62-0)** 

# **SPI Timing Diagram**

<span id="page-62-0"></span>

*Figure 12. SPI Timing Diagram* 

## <span id="page-63-0"></span>**Power-Up of GPIO/I2C Pins**

The device function commands enable the GPIOA, GPIOB, SCL, and SDA input buffers regardless of the BUFIZ register setting. The BUFIZ register should be kept at default (0) to disable the input buffers outside of the device function command duration. Care should be taken to turn on a pullup/pulldown or provide an external pullup. This avoids any chance of excess internal crowbar current occurring by preventing GPIOA/GPIOB or SDA/SCL being at a mid-rail or floating condition.

An example configuration to avoid the issue is shown in [Table 68.](#page-63-1) After POR, this example sequence sets GPIOA/GPIOB with a 25kΩ internal pullup resistor and SCL/SDA with a 2.7kΩ internal pullup resistor, which will prevent a mid-rail or floating condition on the pins.

# <span id="page-63-1"></span>**Table 68. Example Write GPIO Configuration Sequence after POR**



### **Timeout**

In I<sup>2</sup>C mode or SPI mode, the internal master can time out if something external to the DS28E18 holds the bus in a way that prevents the intended transmitted communication from being generated. This timeout will occur nominally within 6μs after the completion of the transmitted event. For SPI mode, timeout is only applicable when using the SPI Write/Read Byte sequencer command.

A few examples that can cause a timeout:

- SCL is held high or held low during a Write/Read Data sequencer command being executed.
- SDA is held high during a Start.
- SDA is held high during a Stop.
- SS# pin is held high during a SS# high to low transition.

Contact the factory if you need to disable this feature.

# <span id="page-64-0"></span>**Typical Application Circuits**

# **DS28E18 Configured as an I2C Master**



*Figure 13. DS28E18 Configured as an I2C Master* 

# **Typical Application Circuits (continued)**





*Figure 14. DS28E18 Configured as an SPI Master* 

# <span id="page-66-0"></span>**Ordering Information**



*+Denotes a lead(Pb)-free/RoHS-compliant package.* 

*T = Tape and reel.* 

*\*EP = Exposed pad.* 

# **Revision History**





*Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.*