#### **NAU7802 Precision ADC with 2-wire Control Interface**

### <span id="page-0-0"></span>**GENERAL DESCRIPTION**

The Nuvoton NAU7802 is a precision low-power 24-bit analog-to-digital converter (ADC), with an onboard low-noise programmable gain amplifier (PGA), onboard RC or Crystal oscillator, and a precision 24-bit sigma-delta (Σ-Δ) analog to digital converter (ADC). The NAU7802 device is capable of up to 23-bit ENOB (Effective Number of Bits) performance. This device provides a complete front-end solution for bridge/sensor measurement such as in weigh scales, strain gauges, and many other high resolution, low sample rate applications.

The many built-in features enable high performance applications with very low external parts count. Additionally, both operating current and standby current are very low, and many power management features are included. These enable powering only those elements of the chip that are needed, and also, to operate at greatly reduced power if the full 23-bit ENOB performance is not required.

The Programmable Gain Amplifier (PGA) provides selectable gains from 1 to 128. The A/D conversion is performed with a Sigma-Delta modulator and programmable FIR filter that provides a simultaneous 50Hz and 60Hz notch filter to effectively improve interference immunity. Also, this device provides a standard 2-wire interface compatible with I2C protocol for simple and straightforward connection to and interoperation with a wide range of possible host processors.



### <span id="page-0-1"></span>**SYSTEM BLOCK DIAGRAM**



## nuvoTon



### **NAU7802**

### <span id="page-3-0"></span>**FEATURES**

- Supply Voltage: 2.7V~5.5V
- On-chip AVDD regulator for internal analog circuit or external load cell o Programmable AVDD: Off, 2.4V ~ 4.5V with eight options
- Minimum [1](#page-3-2)0mA AVDD LDO output drive capability at 3.0V output voltage<sup>\*</sup> 1
- 23-bit effective precision analog-to-digital converter
- Simultaneous 50Hz and 60Hz rejection (reaching  $-90dB$ )
- RMS Noise:
	- $\circ$  50nV in 10 SPS data output rate and PGA gain = 128
	- $\circ$  150nV in 80 SPS data output rate and PGA gain = 128
- Programmable PGA gains from 1 to 128
- Programmable ADC data output rates
- External differential reference voltage ranges from  $0.1V \sim 5V$
- System clock: External crystal oscillator or on-chip RC oscillator (4.9152Mhz)
- On-chip calibration
- On-chip power-on reset circuit
- On-chip temperature sensor
- Low Power Consumption and Programmable Power Management Options o < 1uA standby current
- External 4.9152MHz Crystal oscillator
- System clock:
	- o Internal 4.9152MHz RC oscillator (power-on default system clock)
	- o External 4.9152MHz Crystal oscillator
- MCU control interface: 2-wire interface compatible with I2C protocol
- Operating Temperature: -40~85℃
- Packages:
	- o SOP-16 (150mil) / PDIP-16 (300mil) / QFN-16
	- o Package is Halogen-free, RoHS-compliant and TSCA-compliant

### <span id="page-3-1"></span>**APPLICATIONS**

- Weigh scales
- Strain Gauge
- Industrial process control
- Liquid/gas flow control
- Pressure sensors
- Voltage monitors

<span id="page-3-2"></span> $1$  Note:

The LDO load current at AVDD should not exceed 10mA.

DVDD must be 0.3V greater than desired AVDD output voltage.

### <span id="page-4-0"></span>**PIN CONFIGURATION**



Note: QFN device center pad underneath should be connected to AVSS.

### <span id="page-5-0"></span>**PIN DESCRIPTION**



• Note:

**TYPE** description

**P**: Power, **AI**: Analog input, **AO**: Analog output, **I**: input, **O**: output, **I/O**: bi-directional

### <span id="page-6-0"></span>**1 ELECTRICAL CHARACTERISTICS**

### **1.1 Absolute Maximum Ratings**

<span id="page-6-1"></span>

**Note**: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the life time and reliability

**\*** AVDD should not exceed DVDD supply voltage

### **1.2 DC Electrical Characteristics**

<span id="page-6-2"></span>(Unless otherwise specified; Typical value is tested at TA=25°C, DVDD = 5V, AVDD = 5V)







### <span id="page-8-0"></span>**1.3 RC Osc and AC characteristics**



### **1.4 Temperature Sensor**

<span id="page-8-1"></span>

### <span id="page-9-0"></span>**1.5 Typical Characteristics**

**1.5.1 NAU7802 Linearity – (Error % vs. Input Voltage)**   $AVDD = 4.5V / PGA gain = 1x$ 

<span id="page-9-1"></span>

• NAU7802 Linearity Performance is symmetric, from the differential input voltage -1.2V to 0V and from 0V to 1.2V. One-sided linearity performance result is shown.

#### **1.5.2 Noise Performance – NAU7802**

### <span id="page-10-0"></span>NAU7802 with LDO and Cfilter=330pF on VIN2P & VIN2N at 10 S/sec



#### **1.5.3 ESD Performance – NAU7802**

<span id="page-10-1"></span>

### **1.6 Digital Serial Interface Timing**

<span id="page-11-0"></span>

#### Two-wire Control Mode Timing



### **1.7 Analog Input (VIN1P, VIN1N, VIN2N, VIN2P)**

<span id="page-11-1"></span>The input signal to be measured is applied to one of two differential input signal pairs. The desired signal pair is selected using an analog input multiplexer, which is controlled by settings in the device command and control registers.

This device is optimized to accept differential input signals, but can also measure single-ended signals. When measuring single-ended signals with respect to ground, connect the negative input (VIN1N or VIN2N) to ground and connect the input signal to the positive input (VIN1P or VIN2P). Note that when this device is configured this way, only half of the converter full-scale range is used, since only positive digital output codes are produced.

#### **1.8 Power Supply**

<span id="page-11-2"></span>The digital power supply DVDD should use the same power source as used for the host processor supporting the digital interface communication. The analog power supply AVDD can be provided by external regulator output (power-on default setting) or provided by a built-in voltage regulator. The eight programmable output voltage levels of the built-in regulator are: off (High-Z output, default power-on setting), 2.4V, 2.7V, 3.0V 3.3V, 3.6V, 4.2V, and 4.5V. This output is intended to provide the driving current for external sensors such as load cells for weight measurement applications.

#### **1.9 2-Wire-Serial Control and Data Bus (I2 C Style Interface)**

<span id="page-12-0"></span>The serial interface provides a 2-wire bidirectional read/write data interface similar to and typically compatible with standard I2C protocol. This protocol defines any device that sends CLK onto the bus as a master, and the receiving device as slave. The NAU7802 can function only as a slave device.

An external clock drives the device, and in accordance with the protocol, data is sent to or from the device accordingly. All functions are controlled by means of a register control interface in the device. Additionally, a "data ready" output pin – DRDY pin is provided to indicate to the host that a new conversion has been completed and that data are ready to be read from the device. The host may either use this signal or poll device register Reg0x00[5] CR bit to determine when new data are available.

#### **1.9.1 2-Wire Protocol Convention**

<span id="page-12-1"></span>All 2-Wire interface operations must begin with a START condition, which is a HIGHto-LOW transition of SDIO while SCLK is HIGH. All 2-Wire interface operations are terminated by a STOP condition, which is a LOW to HIGH transition of SDIO while SCLK is HIGH. A STOP condition at the end of a read or write operation places the serial interface in standby mode.

An acknowledge (ACK), is a software convention is used to indicate a successful data transfer. To allow for the ACK response, the transmitting device releases the SDIO bus after transmitting eight bits. During the ninth clock cycle, the receiver pulls the SDIO line LOW to acknowledge the reception of the eight bits of data.

Following a START condition, the master must output a device address byte. This consists of a 7-bit device address, and the LSB of the device address byte is the R/W (Read/Write) control bit. When R/W=1, this indicates the master is initiating a read operation from the slave device, and when R/W=0, the master is initiating a write operation to the slave device. If the device address matches the address of the slave device, the slave will output an ACK during the period when the master allows for the ACK signal.



Figure 1: START and STOP



Figure 2: Acknowledge and NOT Acknowledge



Figure 3: Slave Address Byte, Control Address Byte, and Data Byte



Figure 4: A complete 2 wire write 1 control register sequence

#### **1.9.2 2-Wire Write Operation**

<span id="page-13-0"></span>A Write operation consists of a two-byte instruction followed by one or more Data Bytes. A Write operation requires a START condition, followed by a valid device address byte with R/W=0, a valid control address byte, data byte(s), and a STOP condition.

When more than one Data Byte is written, this is known as a "burst write" operation. In this operation, the host may write sequential bytes of information simply by transmitting a new data byte after each ACK from the NAU7802. The NAU7802 automatically increments the register address by one for each subsequent byte-write operation. This will continue until the STOP condition is met.

The NAU7802 is permanently programmed with "010 1010" (0x2A) as the Device Address. If the Device Address matches this value, the NAU7802 will respond with the expected ACK signaling as it accepts the data being transmitted into it.

## nuvoTon



#### **1.9.3 2-Wire Single Read Operation**

<span id="page-14-0"></span>A Read operation consists of a three-byte Write instruction followed by a Read instruction of one or more data bytes. The bus master initiates the operation issuing the following sequence: a START condition, device address byte with the R/W bit set to "0", and a Control Register Address byte. This indicates to the slave device which of its control registers is to be accessed.

The NAU7802 is permanently programmed with "010 1010" (0x2A) as its device address. If the device address matches this value, the NAU7802 will respond with the expected ACK signaling as it accepts the Control Register Address being transmitted into it. After this, the master transmits a second START condition, and a second instantiation of the same device address, but now with R/W=1.

After again recognizing its device address, the NAU7802 transmits an ACK, followed by a one-byte value containing the data from the selected control register inside the NAU7802. During this phase, the master generates the ACK signaling with each byte transferred from the NAU7802. If there is no STOP signal from the master, the NAU7802 will internally auto-increment the target Control Register Address and then output the data bytes for this next register in the sequence.

This process will continue while the Master continues to issue ACK signaling. If the Control Register Address being indexed inside the NAU7802 reaches the value 0x7F (hexadecimal) and the value for this register is output, the index will roll over to 0x00. The data bytes will continue to be output until the master terminates the read operation by issuing a STOP condition.

## **NUVOTON**



### <span id="page-15-0"></span>**1.10 2-Wire Timing**

The NAU7802 is compatible with serial clock speeds defined as "standard mode" with SCLK 0 - 100 kHz, and "fast mode" with SCLK 0 - 400 kHz. At these speeds the total bus line capacitance load is required to be 400 pF or less.

Open collector drivers are required for the serial interface. Therefore, the bus line rise time is determined by the total serial bus capacitance and the DVDD pull-up resistors. The NAU7802 defaults to a weak pull up (typical 50 k ohm) for applications with no external pull up resistor. Register 0x11 bits 5:4 provide other options including a strong internal pull-up (typical 1.6 k ohm) or no internal pull-up resistor.

### <span id="page-15-1"></span>**1.11NAU7802 Streaming Data Mode**

#### **1.11.1 Enabling the Streaming I2C Mode**

- <span id="page-15-2"></span>• Power Up the chip
- $\circ$  Write 0x00 = 0x06 (PU analog and PU digital)
- o (read back 0x00 bit 3 to make sure chip is powered up)
- Enable Streaming I2C Mode
- o Write REG11[7] =1 to enable streaming mode 1, or Write REG11[7] =1 and REG11[6]=1 and REG15[7]=1 to enable streaming mode 2
- $\circ$  (read back 0x1D bit 7 to make sure the streaming I2C mode is active)

#### **1.11.2 Streaming I2C Mode R/W Protocol 1**

<span id="page-16-0"></span>When REG0x11[7] CRSD=1, I2C is IDLE and a conversion is complete, NAU7802 will pull SDA/SDIO low to inform the host a conversion is complete. Host should respond by pulling SDA/SDIO low and pulling SCK low to initial an I2C "start" condition. When seeing SCK pulled low by host, NAU7802 will release the SDA/SDIO. Host can continue the standard I2C transaction with NAU7802



#### **1.11.3 Streaming I2C Mode R/W Protocol 2**

<span id="page-16-1"></span>In addition to CASE1 REG11[7] =1, if REG0x11[6] FRD=1 and REG0x15[7]=1, host can direct issue a I2C read cycle (No writing register address first needed), after the ACK bit for the ID and "Read Select", the following 24 SCK is used for NAU7802 to shift out the 24 bit ADC conversion result without the ACK bit needed. So the total Read ADC conversion data cycle can be shortened to 33 SCK comparing to 54 SCK plus a repeat start by using the standard I2C.



Note: Write NAU7802 register is always allowed by using Standard I2C write NAU7802 register protocol. So these two special bits can be reset to 0 to return to Standard I2C protocol

#### **1.12Device Calibration Features**

<span id="page-16-2"></span>Calibration is not required for low accuracy applications, but may be needed in sensitive applications. When calibration is used the system designer has three options.

Calibration can be performed at the system level with an external processor or at the ADC device. Inside the ADC device both internal and external calibration can be performed.

Internal ADC device calibration only removes internal PGA gain and offset errors.

External ADC device calibration removes DC errors at the device input pins and the internal PGA gain and offset errors.

As with all devices of this type, the NAU7802 internal gain factors and offset voltages will contain small errors owing to fabrication process variations, power supply voltage changes, and temperature variations. The same types of errors exist at the external system level.

These errors can be measured by the NAU7802 device itself using the calibration features. After calibration, the stored values in the calibration registers are automatically added/subtracted to the data from the ADC before being output as the ADC resulting data. It is recommended to calibrate the NAU8702 after the following conditions:

- Initial power-up
- Power-up after long-duration register mediated power-down conditions
- PGA gain changes
- Supply changes
- Significant temperature changes (can be measured using built-in thermal sensing feature)
- Sample rate changes
- Channel select changes

Calibration is initiated by writing 1 to Reg0x02[2] CALS bit. CALS then becomes a status bit that can be read to know when calibration is complete. Calibration type is defined by Reg0x02[1:0] CALMOD bits. CALS will remain Logic=1 during calibration, and will read back as Logic=0 when calibration is completed.

After calibration, it is important to check the Reg0x02[3] CAL\_ERR status bit to determine if there was any problem during calibration. If there was an error, all data output could be invalid.

#### **1.12.1 Internal or External Calibration**

<span id="page-17-0"></span>The internal calibration disconnects the inputs from the input pins and internally connects the differential inputs to the same internal voltage reference point for calibration. External calibration uses the inputs as-is, and it is up to the system designer to configure them appropriately for the calibration procedure. The resulting gain or offset calibration value is stored in the selected calibration register. The same register sets are used for both internal or external calibration and it is intended that only one choice of internal/external calibration is used at any given time.

At all times, when reading a value from the ADC registers, the gain and offset calibration values are added/subtracted to the ADC value before being output. The default values for the calibration registers is zero, so these have no effect on the ADC output value until after a calibration operation has been instantiated.

The resulting output value is calculated as: ADC Output Value = Gain Calibration\* (ADC measurement - Offset Calibration)

#### **Calibration Equations:**

## **NUVOTON**

 $OFFSET = sign(b23)$ 

 $\times$  (b22 × 2<sup>-1</sup> + b21 × 2<sup>-2</sup> + b20 × 2<sup>-3</sup> + b19 × 2<sup>-4</sup> + b18 × 2<sup>-5</sup>  $+ b17 \times 2^{-6} + b16 \times 2^{-7} + b15 \times 2^{-8} + b14 \times 2^{-9} + b13 \times 2^{-10}$  $+ b12 \times 2^{-11} + b11 \times 2^{-12} + b10 \times 2^{-13} + b9 \times 2^{-14} + b8 \times 2^{-15}$  $+ b7 \times 2^{-16} + b6 \times 2^{-17} + b5 \times 2^{-18} + b4 \times 2^{-19} + b3 \times 2^{-20}$  $+ b2 \times 2^{-21} + b1 \times 2^{-22} + b0 \times 2^{-23}$ 

#### GAIN Calibration

 $= b31 \times 2^8 + b30 \times 2^7 + b29 \times 2^6 + b28 \times 2^5 + b27 \times 2^4 + b26 \times 2^3$  $+ b25 \times 2^2 + b24 \times 2^1 + b23 \times 2^0 + b22 \times 2^{-1} + b21 \times 2^{-2} + b20 \times 2^{-3}$  $+ b19 \times 2^{-4} + b18 \times 2^{-5} + b17 \times 2^{-6} + b16 \times 2^{-7} + b15 \times 2^{-8}$  $+ b14 \times 2^{-9} + b13 \times 2^{-10} + b12 \times 2^{-11} + b11 \times 2^{-12} + b10 \times 2^{-13}$  $+ b9 \times 2^{-14} + b8 \times 2^{-15} + b7 \times 2^{-16} + b6 \times 2^{-17} + b5 \times 2^{-18}$ +  $b4 \times 2^{-19}$  +  $b3 \times 2^{-20}$  +  $b2 \times 2^{-21}$  +  $b1 \times 2^{-22}$  +  $b0 \times 2^{-23}$ 

 $sign(b23) = 1$  if  $b23 = 0$ ;  $sign(b23) = -1$  if  $b23 = 1$ .

 $DOUT(23: 0)' = (DOUT(23: 0) + OFFSET(23: 0)) \times GAIN$  Calibration(31: 0)

#### **1.12.2 Calibration Limitations**

<span id="page-18-0"></span>Note that the offset that is trimmed from the input is mapped through the gain register. Additionally:

- Calibration can be limited by signal headroom in the analog path
- With the converters intrinsic gain & offset error the minimal full scale input range may be higher or lower.

#### **1.12.3 Calibration Error**

<span id="page-18-1"></span>A calibration error may occur during gain calibration when one of the following happens:

- The gain required to map input to full scale is larger than the range available in the gain register  $\sim$  256
- The offset adjusted input is negative, e.g. 256 > gain > 0

If there is a calibration error, CAL\_ERR will set to Logic=1 when the calibration sequence is completed. Once CAL ERR is set to Logic=1, it will remain in this state until either the NAU7802 is reset, or after a valid calibration sequence is completed. When CAL  $ERR = 1$ , the data in the calibration registers is invalid. It is recommended perform the calibration routine again, or to write a default value into the calibration registers.

#### **1.13Internal Band-Gap Circuit**

<span id="page-18-2"></span>An internal band-gap establishes accurate operation of the device over a wide temperature range. No adjustment of the bandgap is necessary. For optimum performance, the NAU7802 makes available a band-gap output pin "VBG" which should be bypassed to ground with a high quality X7R small value 0.1 uF filter capacitor.

#### **1.14Reset and Power-down Mode**

<span id="page-19-0"></span>An automatic built-in power-on reset function will reset the NAU7802 after DVDD power becomes valid. After AVDD power is stable (from external power or from the built-in regulator), reset may also be initiated at any time using the register control interface. The scope of the register based reset using register 0x00 bit 0, named "RR" set to 1, is equivalent to the poweron reset.

Power-down standby mode can be selected using the register control interface using register 0x00 bits 2:1, named "PUA" and "PUD" set to 0. This mode shuts down the entire analog portion of the part, including the 24-bit ADC, voltage regulator, PGA, bandgap reference, and internal RC oscillator (or external crystal oscillator) to reduce power consumption.

The command and control interface is static and works normally in power-down mode. Powerdown mode can be terminated at any time by changing the register controls to return the device to normal operating mode, using register 0x00 bits 2:1, named "PUA" and "PUD" set to 1. In this way the contents of the registers are retained for immediate normal use.

After reset or after resuming normal operating mode after power-down mode, the host should wait through six cycles of data conversion. This allows the device to stabilize all functions and to flush all old internal data for a full-accuracy output. This timing is automatically generated by the device for the DRDY pin and Data Ready device status bit.

#### **1.15Temperature Sensor**

<span id="page-19-1"></span>A matched pair of on-chip diodes provides temperature sensing capability. Temperature sensing is selected by setting of the analog input multiplexer using the register control interface. A PGA gain of 2x or 1x is used for temperature sensing to prevent PGA clipping.

By measuring the difference in voltage of these diodes, temperature changes can be inferred from a baseline temperature. Please refer to the specification items "Temperature sensor output" and "Temperature sensor delta coefficient."

Note: On chip temperature can be directly measured ADC and bypass PGA, when using this mode, ADC output is timed by two for correct temperature. If using PGA for temperature measurement, PGA gain needs to set 2 for correct measurement.

0x11[1]=1 // PAG input switched to temperature sensor 0x15[3:2] // set common mode to REFN or REFP and ADC gain divided by 2 0x1B[5:3]=3b'010 // disable PGA output buffer and PGA output bypass



#### **1.16Oscillator Features**

<span id="page-20-0"></span>This device may either accept an external clock, use an internal RC oscillator, or use a built-in crystal oscillator for its time base. An accurate clock is important for the digital filtering of 50Hz or 60Hz components to work optimally. The internal oscillator is trimmed at the factory for good accuracy.

The internal RC or crystal oscillator frequency may be output on the DRDY pin. This is done by programming Reg0x00[6] DRDY\_SEL bit as follows:

- Write  $REG0x00[6] = 0$ : Use oscillator as system clock
- Write REG0x01[6] = 1: Output system clock on DRDY pin

#### **1.16.1 External Crystal Oscillator**

<span id="page-20-1"></span>When an external 4.9152MHz crystal oscillator is used, the preferred application circuit on the XIN & XOUT pins is as shown below. The crystal oscillator could operate without the 270 Ohm resistor and without the 18pF capacitor on XIN at a reduced performance.



#### **1.16.2 External Clock Source**

<span id="page-20-2"></span>When the clock for the NAU7802 may also be provided from an external source. To use this feature, the device is configured in the same way as for using a crystal and the external clock signal is applied to the XIN pin.

### <span id="page-21-0"></span>**2 APPLICATION INFORMATION**

This section includes both circuit diagram information and recommendations for programming the device. Programming is essential, as the device will not function until various default settings are changed to values appropriate for the application.

#### **2.1 Power-On Sequencing**

<span id="page-21-1"></span>After the DVDD supply is valid, and after the internal power-on reset is completed, the NAU7802 is ready for host program control access. The following steps apply to most applications.

- 1. Set Reg0x00[0] RR bit to 1, to guarantee a reset of all register values.
- 2. Set Reg0x00[0] RR bit to 0 and Reg0x00[1] PUD bit to 1, to enter normal operation.
- 3. After about 200 microseconds, Reg0x00[3] PUR bit will be Logic=1 indicating the device is ready for the remaining programming setup.
- 4. At this point, all appropriate device selections and configuration can be made.
	- a. For example,  $Reg0x00 = 0xAE$
	- b. Write  $Reg0x15 = 0x30$
- 5. Enter the low power standby condition by writing PUA and PUD bits to 0, in Reg0x00.
- 6. Resume operation by setting PUA and PUD bits to 1, in Reg0x00. This sequence is the same for powering up from the standby condition, except that from standby all of the information in the configuration and calibration registers will be retained if the power supply is stable. Depending on conditions and the application, it may be desirable to perform calibration again to update the calibration registers for the best possible accuracy.

Please note writing 1 to Reg0x00[1] PUD bit will automatically start AD conversion. When DRDY is not ready (if DRDY pin is configured to indicate cycle ready), writing Reg0x00[4] CS bit from 0 to 1 – i.e. the transition from 0 to 1 on CS bit starts a fresh conversion. It takes 4-sample conversion time for the result to be ready in Reg0x12- 0x14, and DRDY pin show ready.

A 0 to 1 transition on CS bit during DRDY is ready has no effect on DRDY pin status. A read operation on Reg0x12 changes DRDY pin status from ready to not ready.

#### **2.2 Signal Path Normal Operation**

<span id="page-21-2"></span>In normal operation the input signal is full scale at the ADC input when (VINxP - VINxN) =  $+/-$  0.5  $*$  (REFP - REFN) / PGA Gain, within the PGA common mode range.

## **NUVOTON**



### **2.3 Signal Path with PGA Bypass Enabled**

<span id="page-22-0"></span>Register 0x1B bit 4, "PGA bypass enable" removes the PGA from the signal path in applications where VINxP or VINxN approach AVDD or AVSS. Because the PGA has a limited common mode input range. In this range the PGA can be bypassed.

In PGA bypass operation the input signal is full scale at the ADC input when (VINxP - VINxN) =  $+/- 0.5$  \* (REFP - REFN) within the ADC common mode range.



### <span id="page-22-1"></span>**2.4 16-pin Application Circuit**

The built-in voltage regulator and built-in oscillator enable very low parts count applications as shown here. The signal input filter is optional, depending on the application requirements it can be expanded with decoupling capacitors to ground if needed. With a lithium-ion battery, an external voltage regulator for the DVDD supply may also be optional.



For single channel applications, Cfilter can be added for enhanced ENOB at high PGA gain settings. The filter capacitor Cfilter provides additional filtering at the PGA output. It can be enabled by setting Reg0x1C[7] PGA\_CAP\_EN bit to1. The following values are recommended for Cfilter:



### <span id="page-24-0"></span>**3. SUMMARY DEVICE REGISTER MAP**



### <span id="page-25-0"></span>**4. DEVICE REGISTER MAP DETAILS**

### <span id="page-25-1"></span>**4.1 REG0x00: PU\_CTRL**

Register Default =  $0x00$ 



<span id="page-25-2"></span> $2$  E.g. when CRS = 10SPS, 4 sample conversion time is  $\sim$  400ms.

### **4.2 REG0x01: CTRL1**

<span id="page-26-0"></span>Register Default= 0x00



### **4.3 REG0x02: CTRL2**

<span id="page-27-0"></span>Register Default =0x00



### **4.4 REG0x03-REG0x05: Channel 1 OFFSET Calibration**

<span id="page-28-0"></span>

### <span id="page-28-1"></span>**4.5 REG0x06-REG0x09: Channel 1 GAIN Calibration**



### <span id="page-28-2"></span>**4.6 REG0x0A-REG0x0C: Channel 2 OFFSET Calibration**

Register Default = 0x000000



### **4.7 REG0x0D-REG0x10: Channel 2 GAIN Calibration**

<span id="page-28-3"></span>Register Default = 0x00800000



### <span id="page-29-0"></span>**4.8 REG0x11: I2C Control**



### <span id="page-30-0"></span>**4.9 REG0x12-REG0x14: ADC Conversion Result**



Before reading an ADC Conversion Result, check if REG0x00 bit 5 CR=1 or DRDY pin showing Data Ready first. If not showing Data Ready, but a read of REG0x12 is performed, it will latch and shift out the previous conversion result.

There are two options are necessary read a complete 24-bit ADC conversion result: Option 1: Use "I2C Burst Read 3 bytes"

Issue I2C burst read 3-byte sequence with starting address 0x12. In read data section of this burst read sequence, continuously read 3 bytes of data, the first byte will be the bit 23 to bit 16, the second byte will be bit 15 to bit 8, the third byte will be bit 7 to bit 0 of the ADC conversion result.

Option 2: Use 3 "I2C Single Read"

Step 1: Read REG0x12: bit 23 to bit 16 ADC conversion result will be shift out

Step 2: Read REG0x13: bit 15 to bit 8 ADC conversion result will be shift out

Step 3. Read REG0x14: bit 7 to bit 0 ADC conversion result will be shift out

Note: The full 24-bit ADC conversion result is latched when the read REG0x12 command is decoded by the NAU7802. The following read of Reg0x13 and Reg0x14 will shift out the remainder of the latched ADC conversion result. This guarantees the 3 bytes of the data are from the same ADC sample conversion.

### <span id="page-31-0"></span>**4.10REG0x15: ADC registers**



- Issue an I2C write REG0x15 with write data will update the ADC registers. For reading back ADC registers, make sure REG0x1B[7] RD\_OTP\_SEL=0 (default), then issue a I2C read REG0x15 to read ADC registers
- ADC registers and OTP[32:24] are sharing REG0x15 when read back, the REG0x1B[7] RD\_OTP\_SEL (default 0) is used as read select



#### **4.11REG0x15-REG0x17: OTP Read Value and ADC Registers Read**

<span id="page-32-0"></span>• ADC registers and OTP[32:24] are sharing REG0x15 when read back, the REG0x1B[7] RD\_OTP\_SEL (default 0) is used as read select



#### <span id="page-32-1"></span>**4.12REG0x18: Read Only**

<span id="page-32-2"></span>**4.13REG0x19: Read Only** 

#### <span id="page-32-3"></span>**4.14REG0x1A: Read Only**

#### **4.15REG0x1B: PGA Registers**

<span id="page-32-4"></span>

### **4.16REG0x1C: POWER CONTROL Register**

<span id="page-33-0"></span>

#### <span id="page-33-1"></span>**4.17REG0x1D: Read Only 4.18REG0x1E: Read Only 4.19REG0x1F: Revision ID**

<span id="page-33-3"></span><span id="page-33-2"></span>

# <span id="page-34-0"></span>**5 PACKAGE DIMENSIONS**

<span id="page-34-1"></span>**5.1 SOP-16 – 150 mil**



COTROL DIMENSIONS ARE IN MILLIMETERS.



## nuvoTon

**NAU7802**

### <span id="page-35-0"></span>**5.2 PDIP-16 – 300 mil**



## nuvoTon

### <span id="page-36-0"></span>**5.3 QFN-16**



### <span id="page-37-0"></span>**6 ORDERING INFORMATION**





### <span id="page-38-0"></span>**REVISION HISTORY**



#### **IMPORTANT NOTICE**

<span id="page-39-0"></span>**Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".**

**Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.** 

**All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.**

Please note that all data and specifications are subject to change without notice.<br>All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.